10 results on '"Hosseini, Fateme S."'
Search Results
2. Tolerating Defects in Low-Power Neural Network Accelerators Via Retraining-Free Weight Approximation
3. A Compile-Time Framework for Tolerating Read Disturbance in STT-RAM
4. A Self-Test Framework for Detecting Fault-induced Accuracy Drop in Neural Network Accelerators
5. Comprehensive Evaluation of Program Reliability with ComFIDet: An Integrated Fault Injection and Detection Framework for Embedded Systems
6. Compiler-Directed and Architecture-Independent Mitigation of Read Disturbance Errors in STT-RAM
7. A Low Overhead Solution to Resilient Assembly Lines Built From Legacy Controllers
8. Segment and Conflict Aware Page Allocation and Migration in DRAM-PCM Hybrid Main Memory
9. Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead
10. Leveraging Compiler Optimizations to Reduce Runtime Fault Recovery Overhead.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.