8 results on '"Joo, Soyeon"'
Search Results
2. Output-Capacitor-Free LDO Design Methodologies for High EMI Immunity
3. On-chip layout optimization of synchronous DC-DC buck converter for EMI reduction
4. Power-Supply Rejection Model Analysis of Capacitor-Less LDO Regulator Designs
5. EM noise immunity enhancement using Schmitt Trigger logic gates in CMOS process
6. An experimental study of EMI reduction of DC-DC converter with frequency hopping technique
7. Stability and PSR(Power-Supply Rejection) Models for Design Optimization of Capacitor-less LDO Regulators
8. Modeling of Parasitic Fringing Capacitance in Multifin Trigate FinFETs
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.