240 results on '"Mehran Mozaffari Kermani"'
Search Results
2. PUF-Kyber: Design of a PUF-Based Kyber Architecture Benchmarked on Diverse ARM Processors.
3. Efficient Error Detection Cryptographic Architectures Benchmarked on FPGAs for Montgomery Ladder.
4. Hardware Constructions for Error Detection in WG-29 Stream Cipher Benchmarked on FPGA.
5. Cryptographic Engineering a Fast and Efficient SIKE in FPGA.
6. Efficient Error Detection Schemes for ECSM Window Method Benchmarked on FPGAs.
7. Efficient and Side-Channel Resistant Ed25519 on ARM Cortex-M4.
8. Reliable Code-Based Post-Quantum Cryptographic Algorithms through Fault Detection on FPGA.
9. Highly Optimized Curve448 and Ed448 design in wolfSSL and Side-Channel Evaluation on Cortex-M4.
10. Engaged Student Learning with Gamified Labs: A New Approach for Hardware Security Education.
11. Efficient Algorithm Level Error Detection for Number-Theoretic Transform Assessed on FPGAs.
12. Efficient Fault Detection Architectures for Modular Exponentiation Targeting Cryptographic Applications Benchmarked on FPGAs.
13. Error Detection Constructions for ITA Finite Field Inversions Over $\text{GF}(2^{m})$ on FPGA Using CRC and Hamming Codes.
14. Error Detection Architectures for Hardware/Software Co-Design Approaches of Number-Theoretic Transform.
15. Error Detection Schemes Assessed on FPGA for Multipliers in Lattice-Based Key Encapsulation Mechanisms in Post-Quantum Cryptography.
16. Reliable Constructions for the Key Generator of Code-based Post-quantum Cryptosystems on FPGA.
17. Reliable Architectures for Finite Field Multipliers Using Cyclic Codes on FPGA Utilized in Classic and Post-Quantum Cryptography.
18. CRC-Oriented Error Detection Architectures of Post-quantum Cryptography Niederreiter Key Generator on FPGA.
19. Efficient and Side-Channel Resistant Design of High-Security Ed448 on ARM Cortex-M4.
20. Time-Efficient Finite Field Microarchitecture Design for Curve448 and Ed448 on Cortex-M4.
21. Time-Optimal Design of Finite Field Arithmetic for SIKE on Cortex-M4.
22. Improving Student Learning in Hardware Security: Project Vision, Overview, and Experiences.
23. Hardware Constructions for Error Detection in Lightweight Authenticated Cipher ASCON Benchmarked on FPGA.
24. Hardware Constructions for Lightweight Cryptographic Block Cipher QARMA With Error Detection Mechanisms.
25. Hardware Constructions for Error Detection in Lightweight Welch-Gong (WG)-Oriented Streamcipher WAGE Benchmarked on FPGA.
26. Efficient Error Detection Architectures for Postquantum Signature Falcon's Sampler and KEM SABER.
27. High-Performance FPGA Accelerator for SIKE.
28. Accelerated RISC-V for Post-Quantum SIKE.
29. Envisioning the Future of Cyber Security in Post-Quantum Era: A Survey on PQ Standardization, Applications, Challenges and Opportunities.
30. A Comprehensive Survey on the Implementations, Attacks, and Countermeasures of the Current NIST Lightweight Cryptography Standard.
31. Algorithmic Security is Insufficient: A Comprehensive Survey on Implementation Attacks Haunting Post-Quantum Security.
32. ChatGPT vs. Lightweight Security: First Work Implementing the NIST Cryptographic Standard ASCON.
33. A Monolithic Hardware Implementation of Kyber: Comparing Apples to Apples in PQC Candidates.
34. Kyber on ARM64: Compact Implementations of Kyber on 64-Bit ARM Cortex-A Processors.
35. Compressed SIKE Round 3 on ARM Cortex-M4.
36. High-Speed NTT-based Polynomial Multiplication Accelerator for Post-Quantum Cryptography.
37. Accelerated RISC-V for SIKE.
38. Efficient Hardware Implementations for Elliptic Curve Cryptography over Curve448.
39. Fast, Small, and Area-Time Efficient Architectures for Key-Exchange on Curve25519.
40. Highly Optimized Montgomery Multiplier for SIKE Primes on FPGA.
41. Fault Detection Architectures for Inverted Binary Ring-LWE Construction Benchmarked on FPGA.
42. Area-Time Efficient Hardware Architecture for Signature Based on Ed448.
43. Error Detection Architectures for Ring Polynomial Multiplication and Modular Reduction of Ring-LWE in $\boldsymbol{\frac{\mathbb{Z}/p\mathbb{Z}[x]}{x^{n}+1}}$ Benchmarked on ASIC.
44. Reliable Architectures for Composite-Field-Oriented Constructions of McEliece Post-Quantum Cryptography on FPGA.
45. CRC-Based Error Detection Constructions for FLT and ITA Finite Field Inversions Over GF(2m).
46. Cryptographic Accelerators for Digital Signature Based on Ed25519.
47. Reliable CRC-Based Error Detection Constructions for Finite Field Multipliers With Applications in Cryptography.
48. Instruction-Set Accelerated Implementation of CRYSTALS-Kyber.
49. Fast Strategies for the Implementation of SIKE Round 3 on ARM Cortex-M4.
50. Time-Efficient Finite Field Microarchitecture Design for Curve448 and Ed448 on Cortex-M4.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.