185 results on '"Nakura, Toru"'
Search Results
2. Light detection and ranging (LIDAR) laser altimeter for the Martian Moons Exploration (MMX) spacecraft
3. Measurement Devices
4. Problems Due To the Progress of Miniaturization
5. Measurement Techniques
6. Noise
7. Layout and Verification
8. Interconnect RC Extraction
9. SPICE Simulation
10. IO Buffers
11. Schematic Entry
12. The Overall Design Procedure
13. Analysis and design of impulse signal generator based on current-mode excitation and transmission line resonator
14. A 3-D Bank Memory System for Low-Power Neural Network Processing Achieved by Instant Context Switching and Extended Power Gating Time.
15. A 65 nm CMOS Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion with 99.6% Current Efficiency at 10-mA Load
16. Digitally-Controlled Compensation Current Injection to ATE Power Supply for Emulation of Customer Environment
17. Crystalline Oxide Semiconductor-based 3D Bank Memory System for Endpoint Artificial Intelligence with Multiple Neural Networks Facilitating Context Switching and Power Gating
18. 4-Cycle-Start-Up Reference-Clock-Less Digital CDR Utilizing TDC-Based Initial Frequency Error Detection with Frequency Tracking Loop
19. Dynamic Power Integrity Control of ATE for Eliminating Overkills and Underkills in Device Testing
20. Density Aware Cell Library Design for Design-Technology Co-Optimization
21. Essential Knowledge for Transistor-Level LSI Circuit Design
22. libretto: An Open Cell Timing Characterizer for Open Source VLSI Design
23. Computing-in-Memory Demonstration of Multiple-State (>8) Analog Memory Cell with Ultra-Low (<1 nA/cell) Current Enabled by Monolithic CAAC-IGZO FET + Si CMOS FET Stack for Highly-Efficient AI Applications
24. Development status of LIDAR on MMX
25. Light Detection and Ranging (LIDAR) Laser Altimeter for the Martian Moons Exploration (MMX) Spacecraft
26. Fault Detection of VLSI Power Supply Network Based on Current Estimation From Surface Magnetic Field
27. Spatial resolution improvement for point light source detection in scintillator cube using SPAD array with multi pinholes
28. A compact quick-start sub-mW pulse-width-controlled PLL with automated layout synthesis using a place-and-route tool
29. A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18- $\mu$m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration
30. A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion
31. Time-domain approach for analog circuits in deep sub-micron LSI
32. Quick-Start Pulse Width Controlled PLL with Frequency and Phase Presetting
33. Triangular Active Charge Injection Method for Resonant Power Supply Noise Reduction
34. Optimal Design Method of Sub-Ranging ADC Based on Stochastic Comparator
35. A 40-kS/s 16-bit non-binary SAR ADC in 0.18 CMOS with noise-tunable comparator
36. A triangular active charge injection scheme using a resistive current for resonant power supply noise suppression
37. An ultra-wide-range fine-resolution two-step time-to-digital converter with built-in foreground coarse gain calibration
38. Improvement of power integrity with sub-RDL STO thin film capacitors for WLP/FO-WLP
39. A SPAD array sensor based on breakdown pixel extraction architecture with background readout for scintillation detector
40. Impulse signal generator based on current-mode excitation and transmission line resonator
41. Extension of power supply impedance emulation method on ATE for multiple power domain
42. High Spatial Resolution Detection Method for Point Light Source in Scintillator
43. Analysis of VLSI power supply network based on current estimation through magnetic field measurement
44. Design, Analysis and Implementation of Pulse Generator by CMOS Flipped on Glass for Low Power UWB-IR
45. A 15 × 15 SPAD array sensor with breakdown-pixel-extraction architecture for efficient data readout
46. CMOS-on-quartz pulse generator for low power applications
47. A PLL Compiler from Specification to GDSII
48. A Gate Delay Mismatch Tolerant Time-Mode Analog Accumulator Using a Delay Line Ring
49. Resonant power supply noise reduction using a triangular active charge injection
50. A 16-bit 2.0-ps Resolution Two-Step TDC in 0.18- $\mu$ m CMOS Utilizing Pulse-Shrinking Fine Stage With Built-In Coarse Gain Calibration.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.