18 results on '"Soares Indrusiak, Leandro"'
Search Results
2. Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays
- Author
-
Nikolić, Borislav, Tobuschat, Sebastian, Soares Indrusiak, Leandro, Ernst, Rolf, and Burns, Alan
- Published
- 2019
- Full Text
- View/download PDF
3. Comparative performance evaluation of latency and link dynamic power consumption modelling algorithms in wormhole switching networks on chip
- Author
-
Harbin, James and Soares Indrusiak, Leandro
- Published
- 2016
- Full Text
- View/download PDF
4. Real-Time Guarantees in Routerless Networks-on-Chip.
- Author
-
SOARES INDRUSIAK, LEANDRO and BURNS, ALAN
- Subjects
MULTIPROCESSORS ,COMPARATIVE studies ,NETWORK routers - Abstract
This article considers the use of routerless networks-on-chip as an alternative on-chip interconnect for multiprocessor systems requiring hard real-time guarantees for inter-processor communication. It presents a novel analytical framework that can provide latency upper bounds to real-time packet flows sent over routerless networks-on-chip, and it uses that framework to evaluate the ability of such networks to provide real-time guarantees. Extensive comparative analysis is provided, considering different architectures for routerless networks and a state-of-the-art wormhole network based on priority-preemptive routers as a baseline. [ABSTRACT FROM AUTHOR]
- Published
- 2023
- Full Text
- View/download PDF
5. The AirTight Protocol for Mixed Criticality Wireless CPS
- Author
-
Burns, Alan, Harbin, James Robert, Davis, Robert Ian, Soares Indrusiak, Leandro, Bate, Iain John, and Griffin, David Jack
- Subjects
ComputerSystemsOrganization_COMPUTER-COMMUNICATIONNETWORKS - Abstract
This paper describes the motivation, design, analysis and configuration of the criticality-aware multi-hop wireless communication protocol AirTight. Wireless communication has become a crucial part of the infrastructure of many cyber-physical applications. Many of these applications are real-time and also mixed-criticality, in that they have components/subsystems with different consequences of failure. Wireless communication is inevitably subject to levels of external interference. In this paper we represent this interference using a criticality-aware fault model; for each level of temporal interference in the fault model we guarantee the timing behaviour of the protocol (i.e.~we guarantee that packet deadlines are satisfied for certain levels of criticality). Although a new protocol, AirTight is built upon existing standards such as IEEE 802.15.4. A prototype implementation and protocol-accurate simulator have been produced. This paper develops a series of schedulability analysis techniques for single-channel and multichannel wireless Cyber-Physical Systems (CPS). Heuristics are specified and evaluated as the starting point of design space exploration. Genetic algorithms are then defined and evaluated to assess their performance in developing schedule tables incorporating multichannel allocations in these systems.
- Published
- 2020
6. Validating High Level Simulation Results against Experimental Data and Low Level Simulation : A Case Study
- Author
-
Griffin, David Jack, Harbin, James Robert, Burns, Alan, Bate, Iain John, Davis, Robert Ian, and Soares Indrusiak, Leandro
- Abstract
Simulation can be considered a necessary evil in the validation of systems, especially when the system under consideration is being prototyped and therefore does not presently exist. This is compounded by the use of high level simulators; on the one hand, high level simulation is efficient, in that it abstracts away many details of the system which are deemed to be not important. This allows for a simpler and faster running simulator, which allows the user to obtain results faster and/or perform more experiments. On the other hand, some of the details abstracted away might turn out to be important, introducing inaccuracies. This paper outlines a framework for the statistical understanding and attribution of the errors produced by a high level simulator when compared against real experiments by means of a low level simulator. This allows the user of a simulator to determine whether or not the inaccuracies are significant, and whether or not the high level simulator requires refinements in its accuracy for the results to be valid. These techniques are illustrated via a case study.
- Published
- 2019
7. Side-Channel Protected MPSoC through Secure Real-Time Networks-on-Chip
- Author
-
Soares Indrusiak, Leandro, Harbin, James Robert, Reinbrecht, Cezar, and Sepulveda, Martha Johanna
- Abstract
The integration of Multi-Processors System-on-Chip (MPSoCs) into the Internet -of -Things (IoT) context brings new opportunities, but also represent risks. Tight real-time constraints and security requirements should be considered simultaneously when designing MPSoCs. Network-on-Chip (NoCs) are specially critical when meeting these two conflicting characteristics. For instance the NoC design has a huge influence in the security of the system. A vital threat to system security are so-called side-channel attacks based on the NoC communication observations. To this end, we propose a NoC security mechanism suitable for hard real-time systems, in which schedulability is a vital design requirement. We present three contributions. First, we show the impact of the NoC routing in the security of the system. Second, we propose a packet route randomisation mechanism to increase NoC resilience against side-channel attacks. Third, using an evolutionary optimisation approach, we effectively apply route randomisation while controlling its impact on hard real-time performance guarantees. Extensive experimental evidence based on analytical and simulation models supports our findings.
- Published
- 2019
8. Supporting Critical Modes in AirTight
- Author
-
Harbin, James Robert, Griffin, David Jack, Burns, Alan, Bate, Iain John, Davis, Robert Ian, and Soares Indrusiak, Leandro
- Abstract
The AirTight protocol supports mixed criticality wireless traffic and temporal guarantees based on defined fault models. In some systems, following a catastrophic failure, it is necessary to communicate crucial data away from the site of the failure in order to better understand (post-hoc) the reasons why it occurred. To support this action it is necessary for a mode change request to be propagated to all the non-failed nodes in the system, and for these nodes to switch their behaviour so that the crucial data is given high priority in its use of the wireless network. This paper explains how Airtight can support such a critical mode change. A uni-cast protocol is utilised to flood the system with mode change messages, each node then locally prioritizes its use of the available bandwidth to support the defined UC (Ultra-Criticality) packet flows. An aircraft engine control scenario is used to motivate the requirements for the mode change protocol. Protocol-accurate simulations are then used to illustrate and evaluate the approach.
- Published
- 2018
9. Multi-criteria resource allocation in modal hard real-time systems
- Author
-
Dziurzanski, Piotr, Singh, Amit Kumar, and Soares Indrusiak, Leandro
- Subjects
Dynamic voltage and frequency scaling ,Low power design ,Modal systems ,lcsh:Electronics ,lcsh:TK7800-8360 ,Task migration ,Hard real-time systems ,Task allocation - Abstract
In this paper, a novel resource allocation approach dedicated to hard real-time systems with distinctive operational modes is proposed. The aim of this approach is to reduce the energy dissipation of the computing cores by either powering them off or switching them into energy-saving states while still guaranteeing to meet all timing constraints. The approach is illustrated with two industrial applications, an engine control management and an engine control unit. Moreover, the amount of data to be migrated during the mode change is minimised. Since the number of processing cores and their energy dissipation are often negatively correlated with the amount of data to be migrated during the mode change, there is some trade-off between these values, which is also analysed in this paper.
- Published
- 2017
10. Dynamic and Static Task Allocation for Hard Real-time Video Stream Decoding on NoCs
- Author
-
Mendis, Hashan Roshantha, Audsley, Neil Cameron, and Soares Indrusiak, Leandro
- Abstract
Hard real-time (HRT) video systems require admission control decisions that rely on two factors. Firstly, schedulability analysis of the data-dependent, communicating tasks within the application need to be carried out in order to guarantee timing and predictability. Secondly, the allocation of the tasks to multi-core processing elements would generate different results in the schedulability analysis. Due to the conservative nature of the state-of-the-art schedulability analysis of tasks and message flows, and the unpredictability in the application, the system resources are often under-utilised. In this paper we propose two blocking-aware dynamic task allocation techniques that exploit application and platform characteristics, in order to increase the number of simultaneous, fully schedulable, video streams handled by the system. A novel, worst-case response time aware, search-based, static hard real-time task mapper is introduced to act as an upper-baseline to the proposed techniques. Further evaluations are carried out against existing heuristic-based dynamic mappers. Improvements to the admission rates and the system utilisation under a range of different workloads and platform sizes are explored.
- Published
- 2017
11. Dynamic Resource Allocation in Embedded, High-Performance and Cloud Computing
- Author
-
Soares Indrusiak, Leandro, Dziurzanski, Piotr, Singh, Amit Kumar, CHEN, K. C., BOBDA, CHRISTOPHE, and SHUKLA, SANDEEP
- Subjects
real-time systems ,multicore ,resource allocation ,performance predictability ,scheduling ,network-on-chip ,manycore - Abstract
The availability of many-core computing platforms enables a wide variety of technical solutions for systems across the embedded, high-performance and cloud computing domains. However, large scale manycore systems are notoriously hard to optimise. Choices regarding resource allocation alone can account for wide variability in timeliness and energy dissipation (up to several orders of magnitude). Dynamic Resource Allocation in Embedded, High-Performance and Cloud Computing covers dynamic resource allocation heuristics for manycore systems, aiming to provide appropriate guarantees on performance and energy efficiency. It addresses different types of systems, aiming to harmonise the approaches to dynamic allocation across the complete spectrum between systems with little flexibility and strict real-time guarantees all the way to highly dynamic systems with soft performance requirements. Technical topics presented in the book include: Load and Resource Models Admission Control Feedback-based Allocation and Optimisation Search-based Allocation Heuristics Distributed Allocation based on Swarm Intelligence Value-Based Allocation Each of the topics is illustrated with examples based on realistic computational platforms such as Network-on-Chip manycore processors, grids and private cloud environments.
- Published
- 2016
12. Real-time analysis of priority-preemptive NoCs with arbitrary buffer sizes and router delays
- Author
-
Nikolić, Borislav, primary, Tobuschat, Sebastian, additional, Soares Indrusiak, Leandro, additional, Ernst, Rolf, additional, and Burns, Alan, additional
- Published
- 2018
- Full Text
- View/download PDF
13. An Integrated Framework for Model-Based Design and Analysis of Automotive Multi-Core Systems
- Author
-
Latif , Khalid, Effiong , Charles, Gamatié , Abdoulaye, Sassatelli , Gilles, Zordan , Leonardo, Ost , Luciano, Dziurzanski , Piotr, Soares Indrusiak , Leandro, ADAptive Computing (ADAC), Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier (LIRMM), Centre National de la Recherche Scientifique (CNRS)-Université de Montpellier (UM)-Centre National de la Recherche Scientifique (CNRS)-Université de Montpellier (UM), University of York [York, UK], Conception et Test de Systèmes MICroélectroniques ( SysMIC ), Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier ( LIRMM ), Université de Montpellier ( UM ) -Centre National de la Recherche Scientifique ( CNRS ) -Université de Montpellier ( UM ) -Centre National de la Recherche Scientifique ( CNRS ), and Université de Montpellier ( UM ) -Centre National de la Recherche Scientifique ( CNRS )
- Subjects
Multicore processing ,[INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR] ,Automotive applications ,Design methodology ,[INFO.INFO-ES]Computer Science [cs]/Embedded Systems ,[ INFO.INFO-ES ] Computer Science [cs]/Embedded Systems ,[ INFO.INFO-AR ] Computer Science [cs]/Hardware Architecture [cs.AR] ,[ INFO.INFO-SE ] Computer Science [cs]/Software Engineering [cs.SE] ,[INFO.INFO-SE]Computer Science [cs]/Software Engineering [cs.SE] ,ComputingMilieux_MISCELLANEOUS - Abstract
International audience; With technological advances, significant changes occur in automotive domain. Modern automobile combines various functionalities, ranging from safety critical functions, e.g. control systems for engine and break, to navigation and infotainment. The latter ones are especially performance-demanding. To meet their requirements, automotive industry is increasingly turning to multi-core systems. As a result, the design complexity gets increased. This paper presents a design exploration framework relying on an automotive-specific design environment named Amalthea. Applications are modeled in Amalthea as annotated hierarchical task graphs. Their simulation on multi-core platforms considers instruction-level core models interconnected by a packet-based communication network. The effectiveness of our framework is demonstrated on a representative case study.
- Published
- 2015
14. A Programmable look-up table-based interpolator with nonuniform sampling scheme
- Author
-
Dutra e Silva Junior, Elvio Carlos, Soares Indrusiak, Leandro, Finamore, W.A., and Glesner, Manfred
- Abstract
Interpolation is a useful technique for storage of complex functions on limited memory space: some few sampling values are stored on a memory bank, and the function values in between are calculated by interpolation. This paper presents a programmable Look-Up Table-based interpolator, which uses a reconfigurable nonuniform sampling scheme: the sampled points are not uniformly spaced. Their distribution can also be reconfigured to minimize the approximation error on specific portions of the interpolated function's domain. Switching from one set of configuration parameters to another set, selected on the fly from a variety of precomputed parameters, and using different sampling schemes allow for the interpolation of a plethora of functions, achieving memory saving and minimum approximation error. As a study case, the proposed interpolator was used as the core of a programmable noise generatoroutput signals drawn from different Probability Density Functions were produced for testing FPGA implementations of chaotic encryption algorithms. As a result of the proposed method, the interpolation of a specific transformation function on a Gaussian noise generator reduced the memory usage to 2.71% when compared to the traditional uniform sampling scheme method, while keeping the approximation error below a threshold equal to 0.000030518.
- Published
- 2012
15. MADES: A SysML/MARTE high level methodology for real-time and embedded systems
- Author
-
Quadri, Imran, Sadovykh, Andrey, Soares Indrusiak, Leandro, and PAGNIER, Axelle
- Subjects
MADES language ,Model- Driven Engineering ,Real-Time and Embedded Systems ,SysML ,[INFO] Computer Science [cs] ,MARTE ,[INFO.INFO-ES] Computer Science [cs]/Embedded Systems - Abstract
Rapid evolution of real-time and embedded systems (RTES) is continuing at an increasing rate, and new method-ologies and design tools are needed to reduce design complexity while decreasing development costs and integrating aspects such as verification and validation. Model-Driven Engineering offers an interesting solution to the above mentioned challenges and is being widely used in various industrial and academic research projects. This paper presents the EU funded MADES project which aims to develop novel model-driven techniques to improve existing practices in development of RTES for avionics and surveillance embedded systems industries. MADES proposes a subset of existing UML profiles for embedded systems modeling: namely MARTE and SysML, and is developing new tools and technologies that support design, validation, simulation and eventual automatic code generation, while integrating aspects such as component re-use. In this paper, we first introduce the MADES language, which enables rapid system design and specification that can be then taken by underlying MADES tools for goals such as simulation or code generation. Finally, we illustrate the various concepts present in the MADES language by means of a car collision avoidance system case study.
- Published
- 2012
16. System design and integration in pervasive appliances
- Author
-
Glesner, Manfred, Murgan, Tudor, Pandey, Sujan, Petrov, Mihail, and Soares Indrusiak, Leandro
17. Improving packet predictability of scalable network-on-chip designs without priority pre-emptive arbitration
- Author
-
Sudev, Bharath and Soares Indrusiak, Leandro
- Subjects
004 - Abstract
The quest for improving processing power and efficiency is spawning research into many-core systems with hundreds or thousands of cores. With communication being forecast as the foremost performance bottleneck, Network-on-Chips are the favoured communication infrastructure in the context mainly due to reasons like scalability and power efficiency. However, contention between non-preemptive NoC packets can result in variation in packet latencies thus potentially limiting the overall utilisation of the many-core system. Typical latency predictability enhancement techniques like Virtual Channels or Time Division Multiplexing are usually hardware expensive or non-scalable or both. This research explores the use of dynamic and scalable techniques in Network-on-Chip routers to improve packet predictability by countering Head-of-line blocking (blocked low priority packet blocking a high priority packet) and tailbacking (low priority packet utilising the link that is required by a high priority packet) of non-preemptive packets. The Priority forwarding and tunnelling technique introduced is designed to detect Head-of-line blocking situations so that its internal arbitration parameters can be altered (by forwarding packet parameters down the line) to resolve such issues. The Selective packet splitting technique presented allows resolution of tailbacking by emulating the effect of preemption of packets (by splitting packets) by using a low overhead alternative that manipulates packets. Finally, the thesis presents an architecture that allows the routers to have a notion of timeliness in data packets thus enabling packet arbitration based on application-supplied priority and timeliness thus improving the quality of service given to lower priority packets. Furthermore, the techniques presented in the thesis do not require additional hardware with the increase in size of the NoC. This enables the techniques to be scalable, as the size of the NoC or the number of packet priorities the NoC has to handle does not affect the functionality and operation of the techniques.
- Published
- 2015
18. A bio-inspired load balancing technique for wireless sensor networks
- Author
-
Caliskanelli, Ipek and Soares Indrusiak, Leandro
- Subjects
004 - Abstract
Wireless Sensor Networks (WSNs) consist of multiple distributed nodes each with limited resources. With their strict resource constraints and application-specific characteristics, WSNs contain many challenging trade-offs. This thesis is concerned with the load balancing of Wireless Sensor Networks (WSNs). We present an approach, inspired by bees’ pheromone propagation mechanism, that allows individual nodes to decide on the execution process locally to solve the trade-off between service availability and energy consumption. We explore the performance consequences of the pheromone-based load balancing approach using a system-level simulator. The effectiveness of the algorithm is evaluated on case studies based on sound sensors with different scenarios of existing approaches on variety of different network topologies. The performance of our approach is dependant on the values chosen for its parameters. As such, we utilise the Simulated Annealing to discover optimal parameter configurations for pheromone-based load balancing technique for any given network schema. Once the parameter values are optimised for the given network topology automatically, we inspect improving the pheromone-based load balancing approach using robotic agents. As cyber-physical systems benefit from the heterogeneity of the hardware components, we introduce the use of pheromone signalling-based robotic guidance that integrates the robotic agents to the existing load balancing approach by guiding the robots into the uncovered area of the sensor field. As such, we maximise the service availability using the robotic agents as well as the sensor nodes.
- Published
- 2014
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.