Search

Conventional silicon bipolars are not suitable for low-temperature operation due to the deterioration of current gain ($\beta$). In this paper, we characterize lateral bipolar junction transistors (LBJTs) fabricated on silicon-on-insulator (SOI) wafers down to liquid helium temperature (4 K). The positive SOI substrate bias could greatly increase the collector current and have a negligible effect on the base current, which significantly alleviates $\beta$ degradation at low temperatures. We present a physical-based compact LBJT model for 4 K simulation, in which the collector current ($\textit{I}_\textbf{C}$) consists of the tunneling current and the additional current component near the buried oxide (BOX)/silicon interface caused by the substrate modulation effect. This model is able to fit the Gummel characteristics of LBJTs very well and has promising applications in amplifier circuits simulation for silicon-based qubits signals.

The cryogenic performance of GaN-based HEMTs (high-electron-mobility transistors) is systematically investigated by the direct current (DC) and low-frequency noise (LFN) characteristics within the temperature (T) range from 300 K to 4.2 K. The important electrical merits of the device, including drain saturation current (IDsat), on-resistance (RON), transductance, subthreshold swing (SS), gate leakage current, and Schottky barrier height, are comprehensively characterized and their temperature-dependent behavior was statistically analyzed. In addition, the LFN of the device shows an evident behavior of 1/f noise from 10 Hz to 10 kHz in the measured temperature range and can be significantly reduced at cryogenic temperature. These results are of great importance to motivate further studies into the GaN-based cryo-devices and systems., Comment: This paper was submitted without all the corresponding authors' agreements

Wide attention has been focused on cryogenic CMOS (Cryo-CMOS) operation because of its wide application and the improvement of CMOS performance. However, hot carrier degradation (HCD) becomes worsening at cryogenic temperature, which affects the reliability of Cryo-CMOS. Therefore, this article investigates HCD in 0.18 um bulk CMOS at cryogenic temperature down to 4.2 K. Particularly, the relationship between HCD and the current overshoot phenomenon and the influence of substrate bias on HCD are discussed. Besides, we predict the lifetime of the device at 77 K and 4.2 K. It is concluded that cryogenic NMOS cannot reach the ten years' commercial standard lifetime at standard drain voltage (VDD). And it is predicted that the reliability requirements can be reached when VDD<1.768V/1.734V at 77K/4.2K. Differently, the lifetime of PMOS is long enough even at low temperatures., Comment: 6 pages, 9 figures

Kink effect is a large obstacle for the cryogenic model of inversion-type bulk silicon MOSFET devices. This letter used two methods to correct the kink effect: the modified evolutionary strategy (MES) and dual-model modeling (BSIM3v3 and EKV2.6). Both methods are based on the principle of kink effect. The first method considers impact ionization and substrate current induced body effect (SCBE), and the other considers the change of the freeze-out substrate potential. By applying the above two methods, kink can be corrected to improve the agreement between simulation data and measurement data, and obtain more accurate model parameters. These two methods can be used in further work for cryogenic device modeling and circuit design., Comment: 4 pages, 4 figures

The extremely low threshold voltage (Vth) of native MOSFETs (Vth~0V@300K) is conducive to the design of cryogenic circuits. Previous research on cryogenic MOSFETs mainly focused on the standard threshold voltage (SVT) and low threshold voltage (LVT) MOSFETs. In this paper, we characterize native MOSFETs within the temperature range from 300K to 4.2K. The cryogenic Vth increases up to ~0.25V (W/L=10um/10um) and the improved subthreshold swing (SS)~14.30mV/dec@4.2K. The off-state current (Ioff) and the gate-induced drain leakage (GIDL) effect are ameliorated greatly. The step-up effect caused by the substrate charge and the transconductance peak effect caused by the energy quantization in different sub-bands are also discussed. Based on the EKV model, we modified the mobility calculation equations and proposed a compact model of large size native MOSFETs suitable for the range of 300K to 4.2K. The mobility-related parameters are extracted via a machine learning approach and the temperature dependences of the scattering mechanisms are analyzed. This work is beneficial to both the research on cryogenic MOSFETs modeling and the design of cryogenic CMOS circuits for quantum chips., Comment: 6 pages, 8 figures