Back to Search Start Over

Design of high speed and low power 4-bit comparator using FGMOS.

Authors :
Gupta, Roshani
Gupta, Rockey
Sharma, Susheel
Source :
AEU: International Journal of Electronics & Communications. Jun2017, Vol. 76, p125-131. 7p.
Publication Year :
2017

Abstract

This paper presents a novel low power and high speed 4-bit comparator extendable to 64-bits using floating-gate MOSFET (FGMOS). Here, we have exploited the unique feature of FGMOS wherein the effective voltage at its floating-gate is the weighted sum of many input voltages which are capacitively coupled to the floating-gate. The performance of proposed 4-bit comparator circuit has been compared with other comparator circuits designed using CMOS, transmission gate (TG), pass transistor logic (PTL) and gate diffusion input (GDI) technique. The proposed FGMOS based 4-bit comparator have shown remarkable performance in terms of transistor count, speed, power dissipation and power delay product besides full swing at the output in comparison to the existing comparator designs available in literature. Thus the proposed circuit can be viable option for high speed and low power applications. The performance of the proposed FGMOS based 4-bit comparator has been verified through OrCAD PSpice simulations through circuit file/schematics using level 7 parameters obtained from TSMC in 0.13 μm technology with the supply voltage of 1 V. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
14348411
Volume :
76
Database :
Academic Search Index
Journal :
AEU: International Journal of Electronics & Communications
Publication Type :
Academic Journal
Accession number :
122775584
Full Text :
https://doi.org/10.1016/j.aeue.2017.04.004