Robust and Cascadable Nonvolatile Magnetoelectric Majority Logic.

Nonvolatile logic computations are of particular interest due to their zero standby leakage power consumption. In this paper, we explore a nonvolatile majority logic using voltage-driven magnetoelectric (ME) switching of ferromagnets. Specifically, we employ ME magnetic tunnel junctions (ME-MTJs) connected in parallel to construct a majority gate. We also present the cascadability of the proposed majority gate using CMOS inverters. Furthermore, through a mixed-mode simulation framework consisting of magnetization dynamics and electron transport model, we analyze the robustness of the proposed majority gate under process variations. Our analysis shows that due to parallel connection of the ME-MTJs, high tunnel magnetoresistance (TMR) ratios are required for proper functioning of the proposed majority gate, in presence of variations. In order to relax the constraints on the TMR requirements, we present an alternate implementation of the majority logic that does not require a parallel connection of ME-MTJs, thereby increasing the robustness against process variations. Energy and delay metrics are presented for a full adder implementation using the proposed majority gates. [ABSTRACT FROM AUTHOR]