Back to Search
Start Over
A low‐power technique for high‐resolution dynamic comparators.
- Source :
-
International Journal of Circuit Theory & Applications . Oct2018, Vol. 46 Issue 10, p1777-1795. 19p. - Publication Year :
- 2018
-
Abstract
- Summary: A low‐power technique for high‐resolution comparators is introduced. In this technique, p‐type metal‐oxide‐semiconductor field‐effect transistors are employed as the input of the latch of the comparator just like the input of the preamplifier. The latch and preamplifier stages are activated in a special pattern using an inverter‐based controller. Unlike the conventional comparator, the preamplification delay can be set to an optimum low value even if after the preamplification, the output voltages is less than n‐channel metal‐oxide semiconductor voltage threshold. As a result, the proposed comparator reduces the power consumption significantly and enhances the speed. The speed and power benefits of the proposed comparator were verified using analytical derivations, PVT corners, and post layout simulations. The results confirm that the introduced technique reduces the power consumption by 60%, also, provides 57% better comparison speed for an input common mode voltage (Vcm) range of 0‐Vdd/2. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 00989886
- Volume :
- 46
- Issue :
- 10
- Database :
- Academic Search Index
- Journal :
- International Journal of Circuit Theory & Applications
- Publication Type :
- Academic Journal
- Accession number :
- 132114394
- Full Text :
- https://doi.org/10.1002/cta.2500