Back to Search
Start Over
Run-time demand estimation and modulation of on-chip decaps at system level for leakage power reduction in multicore chips.
- Source :
-
Integration: The VLSI Journal . Mar2019, Vol. 65, p322-330. 9p. - Publication Year :
- 2019
-
Abstract
- The leakage power of decaps occupies a large portion of total chip leakage power. In this paper we propose an approximate approach to estimate the amount of the required "on" capacitance of each decap at runtime to achieve runtime decap modulation in multicore chips, and further develop two techniques (incremental calculation and sparsification) to improve the approximate approach. Results on a set of benchmarks show that our approach can achieve about 45% saving in decap leakage on average, and the approximate approach can further reduce the computation cost by up to 22× with accuracy loss of less than 1%. • We propose an approximate approach to estimate the demand capacitance of each decap at runtime. • We achieve runtime decap modulation by the idea of Gated decap, which can turn off part of each decap to save leakage power. • We did experiments to show the decap leakage saving and the efficiency of the improvement techniques. [ABSTRACT FROM AUTHOR]
- Subjects :
- *LEAKAGE
*MULTICORE processors
*ELECTRIC capacity
Subjects
Details
- Language :
- English
- ISSN :
- 01679260
- Volume :
- 65
- Database :
- Academic Search Index
- Journal :
- Integration: The VLSI Journal
- Publication Type :
- Academic Journal
- Accession number :
- 137265125
- Full Text :
- https://doi.org/10.1016/j.vlsi.2018.01.009