Back to Search
Start Over
Impact of different localized trap charge profiles on the short channel double gate junctionless nanowire transistor based inverter and Ring Oscillator circuit.
- Source :
-
AEU: International Journal of Electronics & Communications . Aug2019, Vol. 108, p251-261. 11p. - Publication Year :
- 2019
-
Abstract
- In this paper, the reliability issues due to localized charges on Double Gate Junctionless Nanowire Transistor (DG-JNT) based circuits are investigated. The localized/fixed charges come into existence at the interface of substrate and oxide in the device during the manufacturing due to radiation, stress, process and hot carriers damage which significantly alters various characteristics of the device. The damage due to different profiles of localized charges on several parameters of DG-JNT based P-MOSFET is analyzed. Also, for analog circuit application, this work explicitly reports the comprehensive analysis of localized charge profiles on DG- JNT based CMOS inverter and three Stage Ring Oscillator circuit at 20 nm Gate length. The simulated results are obtained using Silvaco Atlas, TCAD device simulator. [ABSTRACT FROM AUTHOR]
- Subjects :
- *HOT carriers
*ANALOG circuits
*TRANSISTORS
*GATES
*TRAPPING
Subjects
Details
- Language :
- English
- ISSN :
- 14348411
- Volume :
- 108
- Database :
- Academic Search Index
- Journal :
- AEU: International Journal of Electronics & Communications
- Publication Type :
- Academic Journal
- Accession number :
- 137591814
- Full Text :
- https://doi.org/10.1016/j.aeue.2019.06.014