Back to Search Start Over

A Neutral Point Voltage Balancing Scheme With Improved Transient Performance for 5-Level ANPC and TNPC Inverters.

Authors :
Davis, Teenu Techela
Dey, Anubrata
Source :
IEEE Transactions on Power Electronics. Dec2019, Vol. 34 Issue 12, p12513-12523. 11p.
Publication Year :
2019

Abstract

In this paper, a neutral point (NP) voltage balancing scheme suitable for three phase 5-level active NP clamped and T-type NP clamped (TNPC) inverters is discussed. Carrier-based pulsewidth modulation is used for the balancing of dc-link capacitors and floating capacitors (FC) in the inverter. The FC voltages are regulated with the help of redundant switching states of pole voltage levels and the dc-link capacitor voltages are controlled using zero-sequence voltage injection. Though the balancing approaches are different for dc-link capacitors and FCs, they are not decoupled from each other. This is due to the effect of certain redundant switching states used for FC balancing causing NP voltage variation. To address this issue, the redundant state time ratio is estimated online every sample and based on this dynamic time ratio, an optimal relationship between neutral current and zero-sequence voltage is established. It is found that the use of dynamic time ratio helps in achieving better transient performance than that of generally adopted fixed time ratio. Simulation and experimental results prove that the proposed balancing scheme works well under all operating conditions and exhibits fast and stable transient performance. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
08858993
Volume :
34
Issue :
12
Database :
Academic Search Index
Journal :
IEEE Transactions on Power Electronics
Publication Type :
Academic Journal
Accession number :
138593177
Full Text :
https://doi.org/10.1109/TPEL.2019.2908844