Back to Search Start Over

PVT-compensated low voltage LNA based on variable current source for low power applications.

Authors :
Nejadhasan, Sajad
Zaheri, Fatemeh
Abiri, Ebrahim
Salehi, Mohammad Reza
Source :
AEU: International Journal of Electronics & Communications. Jan2022, Vol. 143, pN.PAG-N.PAG. 1p.
Publication Year :
2022

Abstract

In this paper, a new compensation technique for the low noise amplifier (LNA) with the high capability and efficiency for low power applications is proposed. The supply voltage and bias of the LNA are near the sub-threshold voltage, which has excellent effect on reducing power consumption. At this voltage level, the gain decreases and the various circuit parameters become extremely sensitive to process, voltage and temperature (PVT) changes. To overcome the problem, a compensating circuit with variable current source to control the LNA bias voltage is used. The output of the compensator circuit is adjusted according to changes in temperature, voltage and five process corners, and produces a variable voltage. The temperature compensator consists of two current sources that produce a current proportional to temperature changes. Regarding process and voltage compensator, according to the state created in the circuit, the appropriate amount of current is injected through the output and finally stabilizes the main parameters of the LNA circuit. In LNA circuit, for proper performance at supply voltage near the sub-threshold and attaining the gain improvement, forward body bias and g m -boosting techniques are employed, respectively. The LNA circuit along with the PVT compensator at supply voltage of 0.35 V, consumes about 567 µW power consumption that here 91 µW is caused by the PVT compensator circuit. In the proposed circuit, the rate of noise figure (NF) and gain (S 21) changes compared to temperature changes in the five corners have decreased by 4.3 and 12.1 times versus LNA with constant bias, respectively. In this case, with 20% changes of V DD , NF and S 21 changes decreased by 23 and 11.35 times, respectively. The results are provided by Cadence software using 65 nm CMOS technology. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
14348411
Volume :
143
Database :
Academic Search Index
Journal :
AEU: International Journal of Electronics & Communications
Publication Type :
Academic Journal
Accession number :
153826767
Full Text :
https://doi.org/10.1016/j.aeue.2021.154042