Back to Search
Start Over
Design and Analysis of CMOS Dynamic Comparator for High-Speed Low-Power Applications Using Charge Sharing Technique.
- Source :
-
IETE Journal of Research . Dec2023, Vol. 69 Issue 12, p9137-9151. 15p. - Publication Year :
- 2023
-
Abstract
- Analog–digital converters (ADCs) are electronic circuits that convert continuous time signals into digital signals (binary data) for analyzing, estimation, and transmission. Transceivers use ADC in the baseband stage of receiver to convert the analog signals to digital form for further signal processing. At high-frequency applications, like millimeter wave applications, the ADC consumes more power due to the high sampling rate with respect to the increased bandwidth. In this article, a novel dynamic comparator is presented with delay and power analysis for the design. The expression is derived for all operational regions of the transistor. The new design is proposed for low-power consumption and reduced delay of the circuit. The novel design overcomes the drawbacks of the less operating frequency range, high latency, and more power dissipation of existing comparator designs. The proposed low-power dynamic comparator is simulated with 45 nm CMOS technology that provides total power dissipation of 33.92 µW, delay of 19.71 ps, and energy per conversion of 0.19 fJ/conv. with a supply voltage of 1 V. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 03772063
- Volume :
- 69
- Issue :
- 12
- Database :
- Academic Search Index
- Journal :
- IETE Journal of Research
- Publication Type :
- Academic Journal
- Accession number :
- 176450169
- Full Text :
- https://doi.org/10.1080/03772063.2022.2102087