Energy Efficient Ternary Multi-trit Multiplier Design Using Novel Adders.

Ternary logic has received substantial attention over binary logic due to diminished delay, reduced power consumption, and minimized area requirements. Carbon Nanotube Field Effect Transistors (CNTFETs) are mostly preferred for the implementation of ternary logic because of their ability to achieve multi-threshold transistors. This paper presents an energy-efficient CNTFET-based 3-trit Wallace tree multiplier design using a novel 4-input ternary adder (called 4-ITA), full-adder, and half-adder. We have proposed half-adder, full-adder, and 1-trit multipliers using a new 3:1 multiplexer module (called MUX-2) that significantly enhances energy efficiency within our ternary multiplier design. This multiplexer, leveraging high and standard threshold voltage devices, greatly optimizes our ternary multiplier's power consumption and computational speed. Furthermore, we reduced power dissipation by minimizing switching transitions within the signal generation circuits of both MUX-2 and the arithmetic modules. All the arithmetic designs were designed using the 45 nm CNTFET technology. Results prove that the 3-trit multiplier achieved 40% lesser power consumption and a 51% power delay product improvement compared to the best literature design. [ABSTRACT FROM AUTHOR]