Back to Search Start Over

Review on High-Speed Dynamic Comparators for Analog to Digital Converters.

Authors :
Krishna, Komala
Nambath, Nandakumar
Source :
Journal of Circuits, Systems & Computers. 9/15/2024, Vol. 33 Issue 13, p1-25. 25p.
Publication Year :
2024

Abstract

This paper presents a comprehensive review of the state-of-art high-speed dynamic comparators. The comparator is a critical block of high-speed, low-power analog-to-digital converters, determining the speed and overall power consumption. Therefore, the design of a high-speed comparator with tolerable offset, noise and power consumption is of utmost importance. Recent work reported on high-speed comparator topologies is investigated in detail with the help of simulations in 65 nm CMOS technology. Various parameters, such as delay, energy consumption, speed, offset, kickback noise, power delay product, etc., are compared. A detailed comparative study is also presented on several design methodologies. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
02181266
Volume :
33
Issue :
13
Database :
Academic Search Index
Journal :
Journal of Circuits, Systems & Computers
Publication Type :
Academic Journal
Accession number :
178853704
Full Text :
https://doi.org/10.1142/S021812662430006X