Register Transfer Level Power Optimization with Emphasis on Glitch Analysis and Reduction.

Presents a design-for-low-power techniques for register-transfer level (RTL) controller/data path circuits. Impact of glitch generation and propagation of RTL circuit; Description of the glitch reduction techniques; Information on the reduction of register power consumption by gating clock inputs to registers.