Back to Search
Start Over
VIRTEX-5 FPGA IMPLEMENTATION OF ADVANCED ENCRYPTION STANDARD ALGORITHM.
- Source :
-
AIP Conference Proceedings . 6/15/2010, Vol. 1239 Issue 1, p201-205. 5p. 6 Diagrams, 2 Charts. - Publication Year :
- 2010
-
Abstract
- In this paper, we present an implementation of Advanced Encryption Standard (AES) cryptographic algorithm using state-of-the-art Virtex-5 Field Programmable Gate Array (FPGA). The design is coded in Very High Speed Integrated Circuit Hardware Description Language (VHDL). Timing simulation is performed to verify the functionality of the designed circuit. Performance evaluation is also done in terms of throughput and area. The design implemented on Virtex-5 (XC5VLX50FFG676-3) FPGA achieves a maximum throughput of 4.34 Gbps utilizing a total of 399 slices. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 0094243X
- Volume :
- 1239
- Issue :
- 1
- Database :
- Academic Search Index
- Journal :
- AIP Conference Proceedings
- Publication Type :
- Conference
- Accession number :
- 51526801
- Full Text :
- https://doi.org/10.1063/1.3459750