Back to Search
Start Over
Design Methodology for Phase-Locked Loops Using Binary (Bang-Bang) Phase Detectors.
- Source :
- IEEE Transactions on Circuits & Systems. Part I: Regular Papers; Jul2017, Vol. 64 Issue 7, p1637-1650, 14p
- Publication Year :
- 2017
-
Abstract
- We present a linearized analysis of bang-bang phase-locked loops (PLLs) in the frequency domain that is complete and self-consistent. It enables the manual design of frequency synthesis PLLs for loop bandwidth, output phase noise and minimum jitter. Tradeoffs between various parameters of the loop become clear. The analysis is validated against measurements on four very different loops, and helps to answer long-standing questions on aspects of these circuits attributable a hard nonlinearity. A brief designer’s guide is included. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 15498328
- Volume :
- 64
- Issue :
- 7
- Database :
- Complementary Index
- Journal :
- IEEE Transactions on Circuits & Systems. Part I: Regular Papers
- Publication Type :
- Periodical
- Accession number :
- 123805635
- Full Text :
- https://doi.org/10.1109/TCSI.2017.2679683