Back to Search
Start Over
Smart Energy-Efficient Clock Synthesizer for Duty-Cycled Sensor SoCs in 65 nm/28nm CMOS.
- Source :
- IEEE Transactions on Circuits & Systems. Part I: Regular Papers; Sep2017, Vol. 64 Issue 9, p2322-2333, 12p
- Publication Year :
- 2017
-
Abstract
- Duty-cycled low-rate Internet-of-things (IoT) sensors are employed in diverse applications, requiring configurable and energy-efficient on-chip and on-demand clock synthesis. We present an all-digital frequency-locked loop (AD-FLL) capable of generating an accurate clock selectively in stand-alone operation or locked to a 32kHz reference. We report measurement results of two prototypes in 65nm and 28nm CMOS offering a configurable clock multiplication factor of up to 32 786, resulting in a wide tuning-range from a few MHz to 2.4GHz and 1.6GHz, respectively. The challenges of slow start-up and deterministic jitter are addressed by a fast hybrid-mode start-up procedure and by various jitter reduction modes. We also introduce the concept of Transient Clocking that leverages the capabilities of the proposed AD-FLL to make a system operational after cold-start or wake-up before the supply voltage has stabilized. We study two application examples that highlight the versatility of the concept in IoT applications and show its potential to amortize the time and energy cost of typical system start-up tasks, like state-restoration or wake-up event classification. [ABSTRACT FROM PUBLISHER]
- Subjects :
- FREQUENCY synthesizers
INTERNET of things
SYSTEMS on a chip
Subjects
Details
- Language :
- English
- ISSN :
- 15498328
- Volume :
- 64
- Issue :
- 9
- Database :
- Complementary Index
- Journal :
- IEEE Transactions on Circuits & Systems. Part I: Regular Papers
- Publication Type :
- Periodical
- Accession number :
- 125895722
- Full Text :
- https://doi.org/10.1109/TCSI.2017.2694322