Back to Search
Start Over
High-Efficiency Charge Pumps for Low-Power On-Chip Applications.
- Source :
- IEEE Transactions on Circuits & Systems. Part I: Regular Papers; Mar2018, Vol. 65 Issue 3, p1143-1153, 11p
- Publication Year :
- 2018
-
Abstract
- This paper proposes charge pumps with improved power efficiency suitable for low-power on-chip applications. Undesired charge transfer, which has a direction opposite to that of the intended current flow, presents a significant source of power loss in charge pumps. The proposed charge pump circuit utilizes charge transfer switches with a complementary branch scheme to significantly reduce undesired charge transfer, thereby improving power efficiency and increasing output voltage effectively. An optimized gate control strategy is applied to further decrease the power loss caused by undesired charge transfer. Simulations of 8-stage charge pumps in a 0.13~\mu \textm standard CMOS technology show that for an input supply voltage of 1.2 V, the proposed charge pump circuit reaches a power efficiency of 58.72% with an output voltage of 7.45 V, when delivering 5-mA load current, and is able to maintain a power efficiency of around 50% and an output voltage of over 5 V as the load current increases to 10 mA. Compared with the other charge pump circuits, the simulation results demonstrate better performance of proposed charge pump circuits in terms of both voltage pumping gain and power efficiency. [ABSTRACT FROM AUTHOR]
- Subjects :
- ON-chip charge pumps
CHARGE transfer
COMPLEMENTARY metal oxide semiconductors
Subjects
Details
- Language :
- English
- ISSN :
- 15498328
- Volume :
- 65
- Issue :
- 3
- Database :
- Complementary Index
- Journal :
- IEEE Transactions on Circuits & Systems. Part I: Regular Papers
- Publication Type :
- Periodical
- Accession number :
- 128115033
- Full Text :
- https://doi.org/10.1109/TCSI.2017.2759767