Back to Search
Start Over
A low latency and low power indirect topology for on-chip communication.
- Source :
- PLoS ONE; 10/1/2019, Vol. 14 Issue 10, p1-18, 18p
- Publication Year :
- 2019
-
Abstract
- This paper presents the Hybrid Scalable-Minimized-Butterfly-Fat-Tree (H-SMBFT) topology for on-chip communication. Main aspects of this work are the description of the architectural design and the characteristics as well as a comparative analysis against two established indirect topologies namely Butterfly-Fat-Tree (BFT) and Scalable-Minimized-Butterfly-Fat-Tree (SMBFT). Simulation results demonstrate that the proposed topology outperforms its predecessors in terms of performance, area and power dissipation. Specifically, it improves the link interconnectivity between routing levels, such that the number of required links isreduced. This results into reduced router complexity and shortened routing paths between any pair of communicating nodes in the network. Moreover, simulation results under synthetic as well as real-world embedded applications workloads reveal that H-SMBFT can reduce the average latency by up-to35.63% and 17.36% compared to BFT and SMBFT, respectively. In addition, the power dissipation of the network can be reduced by up-to33.82% and 19.45%, while energy consumption can be improved byup-to32.91% and 16.83% compared to BFT and SMBFT, respectively. [ABSTRACT FROM AUTHOR]
- Subjects :
- TOPOLOGY
ENERGY consumption
PHYSICAL sciences
APPLIED mathematics
COGNITIVE science
Subjects
Details
- Language :
- English
- ISSN :
- 19326203
- Volume :
- 14
- Issue :
- 10
- Database :
- Complementary Index
- Journal :
- PLoS ONE
- Publication Type :
- Academic Journal
- Accession number :
- 138902334
- Full Text :
- https://doi.org/10.1371/journal.pone.0222759