Back to Search
Start Over
Leakage Reduction in 18 nm FinFET based 7T SRAM Cell using Self Controllable Voltage Level Technique.
- Source :
- Wireless Personal Communications; 2021, Vol. 116 Issue 3, p1837-1847, 11p
- Publication Year :
- 2021
-
Abstract
- As the technology is scaled the power consumption increases significantly, because of which the battery life of portable devices is reduced. Due to high power density, the increased power consumption becomes an obstacle for scaling of devices. Power optimization is the most significantly visible in future portable IC's. As per increasing need for a low power circuit, the reduction in leakage current becomes very important aspect while designing any IC. The leakage can be reduced by altering the threshold voltage. Further as the technology is scaled FinFET is the alternate for CMOS with increased control of gate over the channel. In this paper a FinFET based 7T SRAM cell is proposed which is faster in its operation and consumes less power. In order to further reduce the leakage power, FinFET based 7T SRAM cell is designed using self-controllable voltage level (SVL) techniques. In this paper, an 18 nm FinFET based SRAM cell is designed using SVL circuit to reduce the leakage current and power. The proposed design has the least leakage current of 16.56 nA and leakage power of 11.59 nW by using the combined technique of LSVL and USVL. All the circuit design and simulation have been done in Cadence Virtuoso using 18 nM FinFET technology. [ABSTRACT FROM AUTHOR]
- Subjects :
- STATIC random access memory
LEAKAGE
THRESHOLD voltage
VOLTAGE
POWER density
Subjects
Details
- Language :
- English
- ISSN :
- 09296212
- Volume :
- 116
- Issue :
- 3
- Database :
- Complementary Index
- Journal :
- Wireless Personal Communications
- Publication Type :
- Academic Journal
- Accession number :
- 148426996
- Full Text :
- https://doi.org/10.1007/s11277-020-07765-6