Back to Search
Start Over
Efficient VLSI Architecture for Video Transcoding.
- Source :
- IEEE Transactions on Consumer Electronics; Aug2009, Vol. 55 Issue 3, p1462-1470, 9p, 2 Charts
- Publication Year :
- 2009
-
Abstract
- In this paper, we present a unified architecture that can perform Discrete Cosine Transform (DCT), Inverse Discrete Cosine Transform (IDCT), DCT domain motion estimation and compensation (DCT-ME/MC). Our proposed architecture is a Wavefront Array-based Processor with a highly modular structure consisting of 8×8 Processing Elements (PEs). By utilizing statistical properties and arithmetic operations, it can be used as a high performance hardware accelerator for video transcoding applications. We show how different core algorithms can be mapped onto the same hardware fabric and can be executed through the pre-defined PEs. In addition to the simplified design process of the proposed architecture and savings of the hardware resources, we also demonstrate that high throughput rate can be achieved for IDCT and DCT-MC by fully utilizing the sparseness property of DCT coefficient matrix. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 00983063
- Volume :
- 55
- Issue :
- 3
- Database :
- Complementary Index
- Journal :
- IEEE Transactions on Consumer Electronics
- Publication Type :
- Academic Journal
- Accession number :
- 44733961
- Full Text :
- https://doi.org/10.1109/TCE.2009.5278014