Back to Search Start Over

A 3.6-Gb/s 340-mW 16:1 pipe-lined multiplexer using 0.18 μm SOI-CMOS technology.

Authors :
Nakura, T.
Ueda, K.
Kubo, K.
Matsuda, Y.
Mashiko, K.
Yoshihara, T.
Source :
IEEE Journal of Solid-State Circuits; May2000, Vol. 35 Issue 5, p751-756, 6p
Publication Year :
2000

Details

Language :
English
ISSN :
00189200
Volume :
35
Issue :
5
Database :
Complementary Index
Journal :
IEEE Journal of Solid-State Circuits
Publication Type :
Academic Journal
Accession number :
52000386
Full Text :
https://doi.org/10.1109/4.841503