Back to Search
Start Over
Floorplan-aware application-specific network-on-chip topology synthesis using genetic algorithm technique.
- Source :
- Journal of Supercomputing; Sep2012, Vol. 61 Issue 3, p418-437, 20p
- Publication Year :
- 2012
-
Abstract
- Communication plays a critical role in the design and performance of multi-core systems-on-chip (SoCs). Networks-on-chip (NoCs) have been proposed as a promising solution to complex on-chip communication problems. As regular NoC topologies are infeasible to satisfy the performance demand for application-specific NoC, customized topology synthesis is therefore desirable. However, NoC topology synthesis problem is an NP-hard problem. In this paper, we propose a suboptimal genetic-algorithm based technique to synthesize application-specific NoC topology with system-level floorplan awareness. The method minimizes the power consumption and router resources while satisfying latency and bandwidth performance constraints. We have evaluated the proposed technique by running a number of representative benchmark applications and the results indicate that our method generates approximate optimal topologies effectively and efficiently for all benchmarks under consideration. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 09208542
- Volume :
- 61
- Issue :
- 3
- Database :
- Complementary Index
- Journal :
- Journal of Supercomputing
- Publication Type :
- Academic Journal
- Accession number :
- 78437671
- Full Text :
- https://doi.org/10.1007/s11227-011-0599-z