Back to Search
Start Over
Novel designs for fault tolerant reversible binary coded decimal adders.
- Source :
- International Journal of Electronics; Oct2014, Vol. 101 Issue 10, p1336-1356, 21p
- Publication Year :
- 2014
-
Abstract
- Reversible logic circuits have received emerging attentions in recent years. Reversible logic is widely applied in some new technical fields, such as quantum computing, nanocomputing and optical computing and so on. In this paper, three fault tolerant gates are proposed, ZPL gate, ZQC gate and ZC gate. By using the proposed gates, fault tolerant quantum and reversible BCD adder and skip carry BCD adder are designed, which overcome the limitations of the existing methods. The proposed reversible BCD adders have also parity-preserving property. They are better than the existing counterparts, especially in the quantum cost. Proposed designs have been compared with existing designs with respect to the number of gates, number of garbage outputs and quantum cost. [ABSTRACT FROM AUTHOR]
Details
- Language :
- English
- ISSN :
- 00207217
- Volume :
- 101
- Issue :
- 10
- Database :
- Complementary Index
- Journal :
- International Journal of Electronics
- Publication Type :
- Academic Journal
- Accession number :
- 97015315
- Full Text :
- https://doi.org/10.1080/00207217.2013.832388