Back to Search Start Over

Investigation and validation of PV fed reduced switch asymmetric multilevel inverter using optimization based selective harmonic elimination technique.

Authors :
Jayakumar, T.
Ramani, G.
Jamuna, P.
Ramraj, B.
Chandrasekaran, Gokul
Maheswari, C.
Stonier, Albert Alexander
Peter, Geno
Ganji, Vivekananda
Source :
Automatika: Journal for Control, Measurement, Electronics, Computing & Communications; Aug2023, Vol. 64 Issue 3, p441-452, 12p
Publication Year :
2023

Abstract

Pulse width modulation for Selective Harmonics Elimination (SHE) is mostly employed in the reduction of lower order harmonics. The PV system in this research provides input voltage to the reduced switch 31-level inverter, which is based on the Artificial Bee Colony algorithm. With a high gain DC-DC single-ended primary-inductor converter (SEPIC), the PV panel output voltage is kept constant. The Grey wolf optimization algorithm (GWO) approach is used to get the most power out PV scheme. Multi Carrier modulation, a high-frequency modulation technology, is also used in this novel design of the inverter to reduce upper order harmonics. The suggested Artificial Bee Colony (ABC) algorithm, harmonics is compared to a SHE technique based on a genetic algorithm. The hardware findings were confirmed using DSPIC30F2010 controller simulation, and the recommended system was validated using Matlab simulation. [ABSTRACT FROM AUTHOR]

Details

Language :
English
ISSN :
00051144
Volume :
64
Issue :
3
Database :
Supplemental Index
Journal :
Automatika: Journal for Control, Measurement, Electronics, Computing & Communications
Publication Type :
Academic Journal
Accession number :
163950640
Full Text :
https://doi.org/10.1080/00051144.2023.2173121