Back to Search Start Over

Local Resistance Measurement for Degradation of c-Si Heterojunction with Intrinsic Thin Layer (HIT) Solar Modules

Authors :
Chun-Sheng Jiang
Mowafak Al-Jassim
Chuanxiao Xiao
Dirk Jordan
Steve Johnston
Dana B. Sulas-Kern
Helio R. Moutinho
Source :
2020 47th IEEE Photovoltaic Specialists Conference (PVSC).
Publication Year :
2020
Publisher :
IEEE, 2020.

Abstract

Silicon heterojunction with intrinsic thin layer (or HIT) modules typically degrade at a rate of less than 1% annually in solar fields with dominant degradation in open-circuit voltage and some degradation in series resistance. However, detailed mechanisms can differ from module to module. Here, we study increases in local series resistance that occur over long-term field deployment, indicated by cell areas where the photoluminescence intensity does not degrade but the electroluminescence degrades significantly. To directly measure the local series resistance, we have cored out the local electroluminescence-degraded area, and we measured the sheet resistance by 4-point-probe and local nm-scale resistance using scanning spreading resistance microscopy (SSRM). The results by 4-point-probe show scattered sheet resistance that can be caused, for example, by nonuniform current paths through the transparent conductive oxide layer, the a-Si:H emitter, or the near-junction c-Si inversion layer. In contrast, the SSRM results indicate a relatively uniform and non-degraded resistivity on smaller nanometer spatial scales. SSRM is an atomic force microscopy-based two-terminal resistance mapping technique that measures the local resistance in nm-volume beneath the probe. The consistent resistances measured on the control and degraded samples can exclude the degradation of transparent conductive oxide resistance.

Details

Database :
OpenAIRE
Journal :
2020 47th IEEE Photovoltaic Specialists Conference (PVSC)
Accession number :
edsair.doi...........493d3fdfc2ef7568b984f25f5bccefa3
Full Text :
https://doi.org/10.1109/pvsc45281.2020.9301011