Design of FPGA-based Moore FSM with two sources of state codes

A method for reducing the number of LUT elements in the circuit of FPGA-based Moore FSM is proposed. The method is based on using two sources of codes of pseudoequivalent states. It allows reducing the number of terms in systems of input memory functions up to this value for equivalent Mealy FSM. The system of microoperations is implemented using embedded memory blocks.