Dual-Core Implementation of Right-to-Left Modular Exponentiation

Modular exponentiation is one of the core operations in most of the public-key cryptosystems. It consists of a sequence of modular multiplications. The performance of public-key cryptographic transformations is strongly influenced by the competent implementation of modular exponentiation and modular multiplication. This paper presents the hardware implementation of modular exponentiation on two processor cores. Montgomery multiplication method is modified according to the needs of dual-core implementation to improve the core utilization. It is implemented with different radices ranging from \(2^2\) to \(2^{32}\). The performance of the proposed design is analyzed and compared with the existing techniques in terms of number of clock cycles, throughput, power, and area. The proposed design has been developed using Verilog and synthesized using Xilinx-14.6 ISE for usage in FPGA, and the same has been synthesized using Cadence for ASIC. But here the results are presented based on FPGA.