Back to Search
Start Over
Parallel code generation for super-scalar architectures
- Source :
- Microprocessing and Microprogramming. 34:223-226
- Publication Year :
- 1992
- Publisher :
- Elsevier BV, 1992.
-
Abstract
- The development of Computer Architectures capable of executing several different instructions per clock cycle is a recent trend in processor design. These machines are called Super-Scalar architectures, and they represent an important member of parallel processors: machines incorporating several independent functional devices that can be programmed to operate in parallel. The main problem regarding this class of architectures is how the machine code should be generated in order to exploit their potential parallelism. This work describes some experiments leading to the generation of parallel code for Super-Scalar machines. The experiments have been carried out with traditional concurrency extraction techniques that have been modified in order to satisfy the requirements of some target machines with low level concurrency. The paper outlines the main details of the project, and shows that speed-up ratios ranging from 1.91 up to 2.91 have been obtained by some versions of our algorithm.
Details
- ISSN :
- 01656074
- Volume :
- 34
- Database :
- OpenAIRE
- Journal :
- Microprocessing and Microprogramming
- Accession number :
- edsair.doi...........e0272cc6a9d37bc3ff85dad828c09ac3