Performance improvement techniques for the M88000 RISC architecture

The Motorola MC88000 RISC architecture has been designed to take advantage of the three fundamental techniques of improving processor performance: increasing clock speeds, improving the instruction sets and executing multiple instructions per clock cycle. The basic techniques are described with the associated problems encountered in their implementation, and the paper shows how the architecture overcomes them.