Back to Search
Start Over
Enhancing the performance of process level redundancy with coprocessors in symmetric multiprocessors
- Source :
- International Journal of Computational Science and Engineering. 16:1
- Publication Year :
- 2018
- Publisher :
- Inderscience Publishers, 2018.
-
Abstract
- Transient faults are rising as a crucial concern in the reliability of computer systems. As the emerging trend of integrating coprocessors into symmetric multiprocessors, it offers a better choice for software-oriented fault tolerance approaches. This paper presents coprocessor-based process level redundancy (PLR) which makes use of coprocessors and frees CPU cycle to other tasks. The experiment is conducted by comparing the performance of one CPU version of PLR and one coprocessor version PLR using a subset of optimised SPEC CPU2006 benchmark. It shows that the proposed approach enhances performance by 32.6% on average. The performance can be enhanced more if one application contains more system calls. This common technique can be adapted to other software-based fault tolerance as well.
- Subjects :
- Coprocessor
Computer science
business.industry
Real-time computing
Spec#
Fault tolerance
Parallel computing
Computational Mathematics
Software
Computational Theory and Mathematics
Hardware and Architecture
Modeling and Simulation
Redundancy (engineering)
Instruction cycle
business
computer
computer.programming_language
Subjects
Details
- ISSN :
- 17427193 and 17427185
- Volume :
- 16
- Database :
- OpenAIRE
- Journal :
- International Journal of Computational Science and Engineering
- Accession number :
- edsair.doi.dedup.....040e2689d0b7ad996881995810878896