Back to Search Start Over

Performance of the CMS Event Builder

Authors :
Olivier Chaze
André Holzner
D. Simelevicius
Emilio Meschi
Attila Racz
M. Gładki
J. G. Branson
Ulf Behrens
Srecko Morovic
J. M. Andre
Marc Dobson
G. L. Darlea
Sergio Cittolin
R. Jimenez-Estupiñán
Jeroen Hegeman
Marco Pieri
T. Reis
Hannes Sakulin
N. Doualot
Luciano Orsini
Christoph Schwick
L. Masetti
Samim Erhan
P. Brummer
Frank Glege
Remigius K. Mommsen
M. Janulis
C. Paus
Vivian O'Dell
Dominique Gigi
Christian Deldicque
P. Petrova
B. G. Craigs
J. F. Fulcher
Guillelmo Gomez-Ceballos
Zeynep Demiragli
Petr Zejdl
C. Contescu
Frans Meijers
Source :
Journal of Physics: Conference Series. 898:032020
Publication Year :
2017
Publisher :
IOP Publishing, 2017.

Abstract

The data acquisition system (DAQ) of the CMS experiment at the CERN Large Hadron Collider (LHC) assembles events at a rate of 100 kHz. It transports event data at an aggregate throughput of ~100 GB/s to the high-level trigger (HLT) farm. The CMS DAQ system has been completely rebuilt during the first long shutdown of the LHC in 2013/14. The new DAQ architecture is based on state-of-the-art network technologies for the event building. For the data concentration, 10/40 Gb/s Ethernet technologies are used together with a reduced TCP/IP protocol implemented in FPGA for a reliable transport between custom electronics and commercial computing hardware. A 56 Gb/s Infiniband FDR CLOS network has been chosen for the event builder. We report on the performance of the event builder system and the steps taken to exploit the full potential of the network technologies. The data acquisition system (DAQ) of the CMS experiment at the CERN Large Hadron Collider assembles events at a rate of 100 kHz, transporting event data at an aggregate throughput of to the high-level trigger farm. The DAQ architecture is based on state-of-the-art network technologies for the event building. For the data concentration, 10/40 Gbit/s Ethernet technologies are used together with a reduced TCP/IP protocol implemented in FPGA for a reliable transport between custom electronics and commercial computing hardware. A 56 Gbit/s Infiniband FDR Clos network has been chosen for the event builder. This paper presents the implementation and performance of the event-building system.

Details

ISSN :
17426596 and 17426588
Volume :
898
Database :
OpenAIRE
Journal :
Journal of Physics: Conference Series
Accession number :
edsair.doi.dedup.....2a82cc3a4b43f627ad889aa55d76be7d