Back to Search
Start Over
Automating the application data placement in hybrid memory systems
- Source :
- UPCommons. Portal del coneixement obert de la UPC, Universitat Politècnica de Catalunya (UPC), CLUSTER, Recercat. Dipósit de la Recerca de Catalunya, instname
- Publication Year :
- 2017
- Publisher :
- Institute of Electrical and Electronics Engineers (IEEE), 2017.
-
Abstract
- Multi-tiered memory systems, such as those based on Intel® Xeon Phi™processors, are equipped with several memory tiers with different characteristics including, among others, capacity, access latency, bandwidth, energy consumption, and volatility. The proper distribution of the application data objects into the available memory layers is key to shorten the time– to–solution, but the way developers and end-users determine the most appropriate memory tier to place the application data objects has not been properly addressed to date.In this paper we present a novel methodology to build an extensible framework to automatically identify and place the application’s most relevant memory objects into the Intel Xeon Phi fast on-package memory. Our proposal works on top of inproduction binaries by first exploring the application behavior and then substituting the dynamic memory allocations. This makes this proposal valuable even for end-users who do not have the possibility of modifying the application source code. We demonstrate the value of a framework based in our methodology for several relevant HPC applications using different allocation strategies to help end-users improve performance with minimal intervention. The results of our evaluation reveal that our proposal is able to identify the key objects to be promoted into fast on-package memory in order to optimize performance, leading to even surpassing hardware-based solutions. This work has been performed in the Intel-BSC Exascale Lab. Antonio J. Peña is cofinanced by the Spanish Ministry of Economy and Competitiveness under Juan de la Cierva fellowship number IJCI-2015-23266. We would like to thank the Intel’s DCG HEAT team for allowing us to access their computational resources. We also want to acknowledge this team, especially Larry Meadows and Jason Sewall, as well as Pardo Keppel for the productive discussions. We thank Raphaël Léger for allowing us to access the MAXW-DGTD application and its input.
- Subjects :
- Heterogeneous memory
Flat memory model
Monitoring
Computer science
010103 numerical & computational mathematics
02 engineering and technology
Overlay
computer.software_genre
01 natural sciences
law.invention
Tools
Memory address
law
0202 electrical engineering, electronic engineering, information engineering
Multiprocessors
Proposals
0101 mathematics
Sampling
Instrumentation
Informàtica::Arquitectura de computadors [Àrees temàtiques de la UPC]
Highbandwidth memory
020203 distributed computing
Dynamic random-access memory
Distributed shared memory
Measurement
Xeon
Parallel processing (Electronic computers)
Resource management
Processament en paral·lel (Ordinadors)
Performance analysis
Uniform memory access
Multiprocessadors
Physical address
Memory management
Computer architecture
Shared memory
Operating system
PEBS
Distributed memory
Instruments
computer
Hybrid memory
Xeon Phi
Subjects
Details
- Language :
- English
- Database :
- OpenAIRE
- Journal :
- UPCommons. Portal del coneixement obert de la UPC, Universitat Politècnica de Catalunya (UPC), CLUSTER, Recercat. Dipósit de la Recerca de Catalunya, instname
- Accession number :
- edsair.doi.dedup.....9cd0f1da32c2accfb9c6be88f78236c7
- Full Text :
- https://doi.org/10.1109/CLUSTER.2017.50