Back to Search Start Over

FPGA implementation of a general Space Vector approach on a 6-leg voltage source inverter

FPGA implementation of a general Space Vector approach on a 6-leg voltage source inverter

Authors :
S. Cense
Paul Sandulescu
Eric Semail
Xavier Kestelyn
Antoine Bruyere
Frederic Colas
L. Idkhajine
Laboratoire d’Électrotechnique et d’Électronique de Puissance - ULR 2697 [L2EP]
Laboratoire d'Électrotechnique et d'Électronique de Puissance (L2EP) - ULR 2697
Laboratoire d’Électrotechnique et d’Électronique de Puissance - ULR 2697 (L2EP)
Centrale Lille-Haute Etude d'Ingénieurs-Université de Lille-Arts et Métiers Sciences et Technologies
HESAM Université (HESAM)-HESAM Université (HESAM)
Centrale Lille-Université de Lille-Arts et Métiers Sciences et Technologies
HESAM Université - Communauté d'universités et d'établissements Hautes écoles Sorbonne Arts et métiers université (HESAM)-HESAM Université - Communauté d'universités et d'établissements Hautes écoles Sorbonne Arts et métiers université (HESAM)-JUNIA (JUNIA)
Université catholique de Lille (UCL)-Université catholique de Lille (UCL)
Source :
IECON 2011-37th Annual Conference on IEEE Industrial Electronics Society, IECON 2011-37th Annual Conference on IEEE Industrial Electronics Society, Nov 2011, Afghanistan. pp.5, ⟨10.1109/IECON.2011.6119872⟩, IECON 2011-37th Annual Conference on IEEE Industrial Electronics Society, Nov 2011, Melbourne, Australia. pp.5, ⟨10.1109/IECON.2011.6119872⟩
Publication Year :
2011
Publisher :
IEEE, 2011.

Abstract

A general algorithm of a Space Vector approach is implemented on a 6-leg VSI controlling a PM synchronous machine with three independent phases. In this last case, the necessity of controlling the zero-sequence current motivates the choice of a special family of vectors, different of this one used in Pulse Width Modulation (PWM) intersective strategy and in common Space Vector PWM (SVPWM). To preserve the parallelism of the algorithm and fulfill the execution time constraints, the implementation is made on a Field Programmable Gate Array (FPGA). Comparisons with more classical 2-level and 3-level PWM are provided. Fui8 within the SOFRACI project

Details

Database :
OpenAIRE
Journal :
IECON 2011 - 37th Annual Conference of the IEEE Industrial Electronics Society
Accession number :
edsair.doi.dedup.....e33b05d428644b8b544ca97fc38ce018
Full Text :
https://doi.org/10.1109/iecon.2011.6119872