A survey of switch-level algorithms

The switch-level algorithm represents an abstraction from the physical structure of a MOS (metal oxide semiconductor) to its digital behavior. They can be used for a multitude of tasks including fault and logic simulation, hardware simulation, automatic test generation, and timing analysis. As research leads to new network models and applications, activity in this field will continue to grow.