Search

We have demonstrated a self-aligned top-gate amorphous gallium indium zinc oxide thin film transistor (a-GIZO TFT). It had a field effect mobility of 5 cm2/V s, a threshold voltage of 0.2 V, and a subthreshold swing of 0.2 V/decade. Ar plasma was treated on the source/drain region of the a-GIZO active layer to reduce the series resistance. After Ar plasma treatment, the surface of the source/drain region was divided into In-rich and In-deficient regions. The a-GIZO TFT also had a constant sheet resistance of 1 kΩ/□ for a film thickness of over 40 nm. The interface between the source/drain Mo metal and the Ar plasma-treated a-GIZO indicated a good Ohmic contact and a contact resistivity of 50 μΩ cm2. [ABSTRACT FROM AUTHOR]

Currently, both high-density 3-D stacking nonvolatile (NV) memory and embedded NV memory in advanced systems on panel (SOPs) urgently demand the assistance of new and functional transition metal—oxide materials. This is to overcome serious fabrication issues encountered in the use of conventional Si or poly-crystalline Si materials, as well as to increase storage density with lower process cost. This paper reports the fully functional NV memory structure operated by an ionic amorphous oxide semiconductor with a wide energy band gap (> 3.0 eV) in a Ga2O3-In2O3-ZnO (GIZO) system under low process temperature (< 400 °C) while being combined with various metal-oxide materials of Al2O3, GIZO, and Al2O3 as the electron charge's tunneling, storage, and blocking layers, respectively. The different methods of memory programs and, especially, the unique erase characteristics caused by a much wider band gap than Si were intensively being investigated, and as a result, excellent electrical results of a large program/erase window over 3.8 V at a pulse time of 10 ms are achieved. [ABSTRACT FROM AUTHOR]

Short channel device performance of deep-submicron gate length oxide thin film transistor (TFT) with amorphous InGaZnO (a-IGZO) active semiconductor is presented. Remarkable electrical properties of short channel oxide TFT were achieved utilizing crucial structure and material optimization such as self aligned gate structure with homo junction, multi-channel with rounded corners, and high-κ gate dielectric. It was found that various device performance parameters of short channel-oxide TFTs were significantly influenced by materials, processes, and structural geometry, which should be more carefully designed. [ABSTRACT FROM AUTHOR]

Bipolar ac stress-induced instability of amorphous indium-gallium-zinc oxide (a-IGZO) thin-film transistors is comparatively investigated with that under a positive dc gate bias stress. While the positive dc gate bias stress-induced threshold voltage shift (ΔVT) is caused by the charge trapping into the interface/gate dielectric as reported in previous works, the dominant mechanism of the ac stress-induced ΔVT is observed to be due to the increase in the acceptorlike deep states of the density of states (DOS) in the a-IGZO active layer. Furthermore, it is found that the variation of deep states in the DOS makes a parallel shift in the IDS-VGS curve with an insignificant change in the subthreshold slope, as well as the deformation of the CG-VG curves. [ABSTRACT FROM AUTHOR]

A fully transparent nonvolatile memory with the conventional sandwich gate insulator structure was demonstrated. Wide band gap amorphous GaInZnO (a-GIZO) thin films were employed as both the charge trap layer and the transistor channel layer. An excellent program window of 3.5 V with a stressing time of 100 ms was achieved through the well-known Fowler–Nordheim tunneling method. Due to the similar energy levels extracted from the experimental data, the asymmetrical program/erase characteristics are believed to be the result of the strong trapping of the injected negative charges in the shallow donor levels of the GIZO film. [ABSTRACT FROM AUTHOR]

We fabricated gallium-indium-zinc oxide (GIZO) thin film transistors (TFTs) having a double-gated (DG) structure and studied the back gate effect on device performance. DG GIZO TFTs showed better threshold voltage (Vth), swing factor (S), and on/off current than those with a single gate. With the variation in back gate bias, the device performance significantly changes due to the modification of field distribution near the GIZO channel. It is believed that our DG structure is an effective way to improve the performance of GIZO oxide transistors and suppress the formation of an accumulation layer at the back surface. [ABSTRACT FROM AUTHOR]

Amorphous-gallium-indium-zinc-oxide (a-GIZO) thin filmtransistors (TFTs) are fabricated without annealing, using processes and equipment for conventional a-Si:H TFTs. It has been very difficult to obtain sound TFT characteristics, because the a-GIZO active layer becomes conductive after dry etching the Mo source/drain electrode and depositing the a-SiO2 passivation layer. To prevent such damages, N2O plasma is applied to the back surface of the a-GIZO channel layer before a-SiO2 deposition. N2O plasma-treated a-GIZO TFTs exhibit excellent electrical properties: a field effect mobility of 37 cm2/V s, a threshold voltage of 0.1 V, a subthreshold swing of 0.25 V/decade, and an Ion/off ratio of 7. [ABSTRACT FROM AUTHOR]