1. Recovering Accuracy of RRAM-based CIM for Binarized Neural Network via Chip-in-the-loop Training
- Author
-
Chong, Yi Sheng, Goh, Wang Ling, Ong, Yew Soon, Nambiar, Vishnu P., Do, Anh Tuan, School of Electrical and Electronic Engineering, School of Computer Science and Engineering, Interdisciplinary Graduate School (IGS), 2022 IEEE International Symposium on Circuits and Systems (ISCAS), and Energy Research Institute @ NTU (ERI@N)
- Subjects
Compute-in-Memory ,Electrical and electronic engineering [Engineering] ,Resistive Random Access Memory ,Binarized Neural Network - Abstract
Resistive random access memory (RRAM) based computing-in-memory (CIM) is attractive for edge artificial intelligence (AI) applications, thanks to its excellent energy efficiency, compactness and high parallelism in matrix vector multiplication (MatVec) operations. However, existing RRAM-based CIM designs often require complex programming scheme to precisely control the RRAM cells to reach the desired resistance states so that the neural network classification accuracy is maintained. This leads to large area and energy overhead as well as low RRAM area utilization. Hence, compact RRAMbased CIM with simple pulse-based programming scheme is thus more desirable. To achieve this, we propose a chip-in-the-loop training approach to compensate for the network performance drop due to the stochastic behavior of the RRAM cells. Note that, although the target RRAM cell here is a two-state RRAM (i.e binary, having only high and low resistance states), their inherent analog resistance values are used in the CIM operation. Our experiment using a 4-layer fully-connected binary neural network (BNN) showed that after retraining, the RRAM-based network accuracy can be recovered, regardless of the RRAM resistance distribution and RHRS/RLRS resistance ratio. Agency for Science, Technology and Research (A*STAR) Submitted/Accepted version We thank the Programmatic grant no. A1687b0033, Singapore RIE 2020, AME domain.
- Published
- 2022