166 results
Search Results
2. Phase Voltage Measurement for Permanent Magnet Machine Sensorless Drive Using Controller Capture Modulator.
- Author
-
Chen, Guan-Ren and Yang, Shih-Chin
- Subjects
- *
ELECTRIC potential measurement , *MOTOR drives (Electric motors) , *PULSE width modulation transformers , *PERMANENT magnets , *ELECTRIC potential , *PULSE width modulation - Abstract
This paper improves the position sensorless drive by sensing actual machine phase voltages. A high-bandwidth phase voltage measurement is developed for pulsewidth modulation (PWM) voltage inverters. On the basis, the actual phase voltage is obtained based on the digital integration of PWM voltage using the capture modulator in existing drive microcontrollers (MCU's). Comparing to existing phase voltage measurement, no separated A/D converter and communication hardware are required because PWM pulses are directly measured using MCUs. However, for standard machines without neutral points, only line-to-line ac PWM voltages can be measured for the phase voltage reconstruction. Since the capture based on transistor-transistor logic (TTL) logics receives only digital signals, a preprocess circuit to convert ac PWM line voltages to equivalent digital signals is proposed. This paper clearly explains the voltage sensing hardware using MCU capture modulator. According to experimental results, a 150-MHz sampling rate for phase voltage measurement is achieved based on the proposed capture-based voltage measurement. Although the physical limitation of back electromotive force estimation still appears, the proposed phase voltage measurement substantially enhances the sensorless drive performance at low speed. [ABSTRACT FROM AUTHOR]
- Published
- 2020
- Full Text
- View/download PDF
3. A Novel Deadbeat Predictive Current Control Scheme for OEW-PMSM Drives.
- Author
-
Yuan, Xin, Zhang, Chengning, and Zhang, Shuo
- Subjects
- *
ELECTRIC motor buses , *ELECTROMAGNETS , *ELECTRIC potential , *PERMANENT magnets , *IDEAL sources (Electric circuits) - Abstract
In an open-end winding permanent magnet synchronous machines drive with single dc voltage source, zero-sequence current (ZSC) can lead to a high current stress of power modules and loss of motor. Therefore, some modulation strategies have been employed to alleviate ZSC by suppressing zero-sequence voltage (ZSV). However, ZSC still exists in the system because ZSV can also be generated by other nonlinear factors of inverter such as the dead time of system. In addition, zero-sequence back electromotive force in the zero-sequence path can also enlarge torque ripple and ZSC. In order to deal with above problems, first, this paper proposes a full-order adaptive zero-sequence observer to estimate future ZSC and ZSV, which are able to compensate one-step control delay. Second, to achieve the maximum voltage dc bus utilization, this paper proposes a novel deadbeat predictive current control (DPCC) scheme with alternate sub-hexagonal center pulsewidth modulation strategy to suppress ZSC and torque ripple simultaneously. Finally, this paper presents a comparative study of two types of methods, namely traditional DPCC scheme and the proposed DPCC scheme. Simulation and experimental results are demonstrated to verify the effectiveness of the proposed DPCC scheme. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
4. A Novel Seven-Level Active Neutral-Point-Clamped Converter With Reduced Active Switching Devices and DC-Link Voltage.
- Author
-
Siwakoti, Yam P., Mahajan, Akshay, Rogers, Daniel J., and Blaabjerg, Frede
- Subjects
- *
PULSE width modulation transformers , *REACTIVE power , *PASSIVE components , *ELECTRIC potential , *COST control , *SYSTEMS design - Abstract
This paper presents a novel seven-level inverter topology for medium-voltage high-power applications. It consists of eight active switches and two inner flying capacitor (FC) units forming a similar structure as in a conventional active neutral-point-clamped (ANPC) inverter. This unique arrangement reduces the number of active and passive components. A simple modulation technique reduces cost and complexity in the control system design without compromising reactive power capability. In addition, compared to major conventional seven-level inverter topologies, such as the neutral point clamped, FC, cascaded H-bridge, and ANPC topologies, the new topology reduces the dc-link voltage requirement by 50%. This recued dc-link voltage makes the new topology appealing for various industrial applications. Experimental results from a 2.2-kVA prototype are presented to support the theoretical analysis presented in this paper. The prototype demonstrates a conversion efficiency of around 97.2% ± 1% for a wide load range. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
5. Common-Mode Voltage Attenuation of an Active Common-Mode Filter in a Motor Drive System Fed by a PWM Inverter.
- Author
-
Takahashi, Shotaro, Ogasawara, Satoshi, Takemoto, Masatsugu, Orikawa, Koji, and Tamate, Michio
- Subjects
- *
PULSE width modulation , *NOISE generators (Electronics) , *MOTOR drives (Electric motors) , *ELECTROMAGNETIC interference , *ELECTRIC potential - Abstract
The switching speeds of next-generation power semiconductor devices, such as those made of silicon carbide and gallium nitride are roughly ten times those of conventional devices (e.g., silicon insulated-gate bipolar transistors). This increases the frequency range of the electromagnetic noise accompanying the switching operations of pulsewidth modulated (PWM) converters and worsens the influence of radiated noise. The authors have previously proposed an active common-mode filter (ACF) that reduces the radiated noise from the power cables connected to a PWM converter and evaluated its effect in reducing radiated noise by using a function generator as a common-mode (CM) noise source. In this paper, the ACF is applied to a motor drive system fed by a three-phase PWM inverter, and the attenuation characteristics of the CM voltage are evaluated. To avoid saturating the ACF, the combination of an active common-noise canceller and the ACF is discussed. The experimental results show that the system constructed in this paper can suppress the CM voltage produced by the PWM inverter over a wide frequency range from 100 to 100 MHz. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
6. Ancillary Services via VSIs in Microgrids With Maximum DC-Bus Voltage Utilization.
- Author
-
Adib, Aswad, Lamb, Jacob, and Mirafzal, Behrooz
- Subjects
- *
ELECTRIC power distribution grids , *MICROGRIDS , *ELECTRIC potential , *PULSE width modulation , *REACTIVE power - Abstract
Grid-interactive inverters allow distributed generation units to provide various ancillary services in microgrids. As the linear modulation region of inverters is restricted by the dc-bus voltage, providing ancillary services may drive the fundamental positive-sequence inverter voltage to the overmodulation region. Therefore, to operate in the linear modulation region the maximum active- and reactive-power of the inverter may have to be reduced unless pulsewidth modulation (PWM) references are adjusted. In this paper, an atypical PWM method is proposed for maximizing dc-bus utilization of grid-interactive two-level voltage source inverters (2L-VSI) providing ancillary services. Two important ancillary services, i.e., negative-sequence compensation and harmonic compensation are considered in this paper. The proposed method increases the maximum active- and reactive-power that a 2L-VSI can deliver when providing ancillary services by injecting a common-mode component in the references computed based on instantaneous reference magnitudes. The validity of the proposed technique is verified through simulation, as well as experimental data obtained using a 208-V three phase grid-connected 2L-VSI. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
7. Novel Discontinuous PWM Method for a Single-Phase Three-Level Neutral Point Clamped Inverter With Efficiency Improvement and Harmonic Reduction.
- Author
-
Lee, June-Seok, Kwak, Raeho, and Lee, Kyo-Beum
- Subjects
- *
ELECTRIC inverters , *HARMONIC distortion (Physics) , *ELECTRIC distortion , *PULSE width modulation , *ELECTRIC potential - Abstract
This paper proposes a novel discontinuous pulse-width modulation (DPWM) method to reduce the current harmonics and improve the system efficiency for a single-phase three-level neutral-point clamped inverter. In single-phase inverters, the unipolar pulse-width modulation (UP-PWM) method is commonly used. However, this method has the disadvantage of power losses due to numerous switching operations. Conventional DPWM methods reduce the power losses and improve efficiency but increase the current total harmonic distortion (THD). To overcome these weaknesses, this paper proposes a hybrid DPWM switching method combining two PWM methods: the UP-PWM method and the conventional DPWM method called one-pole clamped PWM method. Since the proposed DPWM method offers all the advantages of both PWM methods, the optimal performance—with regard to the power losses and current THD—is obtained. The combination of two PWM methods is investigated by analyzing the power losses and current THD. Based on the analysis, the process determining the optimal operating condition is introduced. The effectiveness of the proposed DPWM method is demonstrated through simulations and experiments. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
8. Instantaneous Phase Voltage Sensing in PWM Voltage-Source Inverters.
- Author
-
Schubert, Michael and De Doncker, Rik W.
- Subjects
- *
PULSE width modulation transformers , *ELECTROMECHANICAL devices , *ROTORS , *ELECTRIC potential , *POWER electronics , *ELECTRIC filters - Abstract
The output voltage of power electronic converters is a very important quantity for dynamic control of power electronic systems. In electrical drives without electromechanical position or speed sensor, the terminal reference voltage is used to obtain the rotor position. Dead-time effects and semiconductor voltage drop lead to distortion in the actual output voltage and degrade the control performance when the back electromotive force magnitude is low. Thus, for stable low-speed operation, output voltage sensing becomes necessary. Due to the switching nature of power electronic systems, this is not a trivial task, especially when instantaneous measurement of the terminal voltage is required. In this paper, an instantaneous switching-period average voltage sensing technique is proposed that utilizes a combined approach of oversampling and filtering. Based on the theoretical analysis of the sampling- and filter-induced measurement distortion, a general solution for an optimal filter design is derived. The additional sensing circuit is integrated into the low-side gate driver of the converter outputs. This paper includes details about the hardware implementation and extensive verification measurements. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
9. A Single-Phase Single-Stage Switched-Boost Inverter With Four Switches.
- Author
-
Nguyen, Minh-Khai and Tran, Tan-Tai
- Subjects
- *
ELECTRIC inverters , *ELECTRIC switchgear , *ELECTRIC potential , *ELECTRIC power conversion , *PULSE width modulation - Abstract
This paper proposes a new single-phase single-stage switched-boost inverter with four switches. Like the quasi-Z-source inverter and quasi-switched boost inverter (qSBI), the proposed inverter has the main features as continuous input current, buck/boost voltage with single-stage conversion, and shoot-through immunity. Compared to the qSBI, the proposed inverter uses one more capacitor and one less switch. This paper presents the operating principles, pulse-width modulation control strategy, parameter design guidelines, and simulation results for the proposed inverter. To verify the performance of the proposed inverter, an 800-W prototype was built with an 110 V/50 Hz output voltage in stand-alone and grid-connected modes. The simulation and experimental results matched those of the theoretical analysis. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
10. Two Symmetric Extended-Boost Embedded Switched-Inductor Quasi-Z-Source Inverter With Reduced Ripple Continuous Input Current.
- Author
-
Abbasi, Milad, Eslahchi, Amir Hosein, and Mardaneh, Mohammad
- Subjects
- *
ELECTRIC inverters , *ELECTRIC inductors , *SWITCHING theory , *ELECTRIC currents , *ELECTRIC potential , *PULSE width modulation - Abstract
In this paper, two structures are proposed for the switched-inductor quasi-Z-source inverter. In the proposed structures to extend the voltage gain of inverter, two new switched-inductor structures are used. In the proposed structures, voltage across the capacitors in the Z-source network and in the switched-inductor is symmetric and small. The other advantage of proposed inverters is known as achieving higher voltage gain per smaller duty cycle ratio (of shoot-through). Compared with a conventional continuous input current switched-inductor quasi-Z-source inverter at the same gain voltage, there is less of a ripple of input current in the proposed inverters. In this paper, at first the both the conventional and the proposed switched-inductor Z-source inventers are thoroughly investigated to find out their governing relations. Then, the proposed Z-source inverters are compared with the conventional ones by simulating them to assess their performance efficiency. Next, applying the simple boost pulse width modulation the simulation is carried out with PSCAD/EMTDC software. After that, to evaluate the obtained results, the prototypes of the proposed inverters with 48 Vdc input voltage are used. [ABSTRACT FROM PUBLISHER]
- Published
- 2018
- Full Text
- View/download PDF
11. Input Current and Voltage Ripple Analysis in LDN Cells for H-Bridge Multilevel Inverters.
- Author
-
Hammami, Manel and Grandi, Gabriele
- Subjects
- *
PULSE width modulation transformers , *HARMONIC distortion (Physics) , *CELL analysis , *ELECTRIC potential , *PULSE width modulation - Abstract
This paper deals with the analysis of the input dc-link voltage ripple in multilevel inverter based on H-bridge and level doubling network (LDN). The LDN is basically a half-bridge fed by a floating capacitor, with voltage self-balancing capability, recalling the concept of a flying capacitor configuration. The amplitude of the LDN voltage ripple is analytically determined considering both the low-order and the switching harmonic components. In particular, peak-to-peak distributions of voltage ripples over the fundamental period are analytically determined, making possible the design of dc-link capacitor relying only on the dc-voltage ripple requirements. The case study makes reference to negligible switching ripple in the output current. It well represents either grid connection or passive load having almost sinusoidal currents. Numerical simulations carried out by MATLAB/Simulink and a complete set of experimental verifications are given to confirm the theoretical developments. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
12. A Novel Discontinuous PWM Strategy to Control Neutral Point Voltage for Neutral Point Clamped Three-Level Inverter With Improved PWM Sequence.
- Author
-
Jiang, Weidong, Li, Laibao, Wang, Jinping, Ma, Mingna, Zhai, Fei, and Li, Jinsong
- Subjects
- *
PULSE width modulation transformers , *VOLTAGE control , *ELECTRIC potential , *PULSE width modulation inverters , *PULSE width modulation , *LOSS control - Abstract
In order to reduce switching loss of neutral point clamped three-level inverter (NPC TLI), generally discontinuous pulsewidth modulation (DPWM) is used. But it can result in dc offset and ac ripple on neutral point (NP) voltage. So a novel pulse sequence DPWM (NPSDPWM) is proposed to reduce switching loss and control NP voltage simultaneously in this paper. NP voltage is controlled by choosing proper clamping modes. To avoid unexpected switching action during changing clamping mode, an improved pulse sequence is also presented. The switching loss and NP voltage ripple of NPSDPWM, traditional and proposed DPWM in previous literature are compared, respectively. The experimental results show that NPSDPWM has well NP voltage control ability and the switching losses are reduced effectively. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
13. Analysis and Suppression of Zero Sequence Circulating Current in Open Winding PMSM Drives With Common DC Bus.
- Author
-
Zhan, Hanlin, Zhu, Zi-qiang, and Odavic, Milijana
- Subjects
- *
DIRECT currents , *RELUCTANCE motors , *ELECTRIC vehicles , *ELECTRIC windings , *PERMANENT magnets , *ELECTRIC potential - Abstract
In this paper, the zero sequence circulating current in open winding permanent magnet synchronous machine (OW-PMSM) drives with common dc bus is systematically analyzed for the first time. It is revealed that the zero sequence circulating current is affected by zero sequence back-electromotive force, cross coupling voltages in zero sequence from the machine side, pulse-width modulation induced zero sequence voltage, and inverter nonlinearity from the inverter side. Particularly, the influences from the cross coupling voltages in zero sequence and parasitic effect of inverter nonlinearity are investigated for the first time in this paper. Then, the synthetic model of the equivalent zero sequence circuit is proposed as well. Each cause is studied independently via analytical modeling, finite element analysis, and experiments. Meanwhile, to tackle this issue, the relevant suppression strategy using frequency adaptive proportional resonant controller is presented and tested on the 3 kW OW-PMSM platform. [ABSTRACT FROM AUTHOR]
- Published
- 2017
- Full Text
- View/download PDF
14. Decoupled PWM Control of a Dual-Inverter Four-Level Five-Phase Drive.
- Author
-
Darijevic, Milan, Jones, Martin, Dordevic, Obrad, and Levi, Emil
- Subjects
- *
PULSE width modulation transformers , *ELECTROSTATIC induction , *CAPACITORS , *ELECTRONIC modulation , *ELECTRIC potential - Abstract
This paper studies pulse width modulation (PWM) techniques suitable for a four-level five-phase open-end winding (OeW) drive. The drive comprises a five-phase induction machine, supplied using two two-level voltage source inverters with isolated and unequal dc-link voltages, in the ratio 2:1. A decoupled carrier-based (CB) PWM modulation strategy, based on unequal voltage reference sharing between the two converters, is introduced in this paper. The stability of dc-link voltages in OeW drives is investigated next, using a novel analysis technique. Several modulation methods are analyzed and the results show that application of the coupled PWM technique, with carriers having in-phase disposition, leads to overcharging of the capacitor in the dc-link of the inverter intended to operate with the lower dc-link voltage. On the other hand, the proposed decoupled CB PWM scheme naturally eliminates the dc-link capacitor overcharging problem. These findings are verified experimentally, using open-loop V/f control. Two different decoupled CB modulation methods are compared and the best performing modulation method is selected and incorporated further into an OeW drive with field-oriented control. The presented steady state and transient experimental results demonstrate that the decoupled CB PWM technique is suitable for high-performance variable speed drive applications. [ABSTRACT FROM AUTHOR]
- Published
- 2017
- Full Text
- View/download PDF
15. Analysis of the Modulation Strategy for the Minimization of the Leakage Current in the PV Grid-Connected Cascaded Multilevel Inverter.
- Author
-
Sonti, Venu, Jain, Sachin, and Bhattacharya, Subhashish
- Subjects
- *
PULSE width modulation , *ELECTRIC power distribution grids , *ELECTRIC interference , *SIMULATION methods & models , *ELECTRIC potential - Abstract
This paper presents a pulse width modulation (PWM) technique for the minimization of the leakage current in the grid-connected/stand-alone transformerless photovoltaic (PV)-cascaded multilevel inverter (CMLI). The proposed PWM technique is integrated with the MPPT algorithm and is applied to the five-level CMLI. Furthermore, using the proposed PWM technique the high-frequency voltage transitions in the terminal and common mode voltages are minimized. Thus, the proposed PWM technique minimizes the leakage current of the PV array and electromagnetic interference filter requirement in the system without addition of any extra switches. Furthermore, this paper also presents the analysis for the terminal voltage across the PV array and the common mode voltage of the inverter based on the switching function. Using the given analysis, the effect of the PWM technique can be analyzed, as it directly links the switching function with the common mode voltage and leakage current. Also, the proposed PWM technique requires reduced number of carrier waves compared to the conventional sinusoidal pulse width modulation technique for the given CMLI. Complete details of the working principle and analysis with the support of simulation and experimental results of the proposed PWM technique are presented in this paper. [ABSTRACT FROM PUBLISHER]
- Published
- 2017
- Full Text
- View/download PDF
16. Dual-Space Vector Control of Open-End Winding Permanent Magnet Synchronous Motor Drive Fed by Dual Inverter.
- Author
-
An, Quntao, Liu, Jin, Peng, Zhuang, Sun, Li, and Sun, Lizhi
- Subjects
- *
PERMANENT magnet motors , *SYNCHRONOUS electric motors , *MOTOR drives (Electric motors) , *ELECTRIC inverters , *ELECTRIC potential , *ELECTRIC windings - Abstract
This paper proposes a dual-space vector control scheme for the open-end winding permanent magnet synchronous motor (OEW-PMSM) drive fed by the dual inverter with a single dc supply. Potential zero-sequence current in the open-end winding drive system has to be considered since it causes circulating current in the winding and leads to high current stress of power semiconductor devices and high losses. Zero-sequence current in open-end winding ac motor drives is usually caused by the zero-sequence voltage, and therefore switching combinations which do not produce zero-sequence voltage are used to synthesize the reference voltage in existing methods. But even so, the zero-sequence voltage can also be produced by the dead time of the inverter. In order to suppress zero-sequence current in the OEW-PMSM drive, a dual-space vector control scheme is proposed and a novel dual-inverter space vector pulse width modulation (PWM) with the zero-sequence voltage reference is employed to regulate system zero-sequence voltage in this paper. Compared with existing dual inverter PWM strategies, the novel algorithm build a regulation mechanism for the zero-sequence voltage. The proposed method is compared with the conventional vector control by simulations and experiments, and the results shown that the proposed scheme can suppress zero-sequence current effectively. [ABSTRACT FROM AUTHOR]
- Published
- 2016
- Full Text
- View/download PDF
17. Small-Signal Modeling and Comprehensive Analysis of Magnetically Coupled Impedance-Source Converters.
- Author
-
Forouzesh, Mojtaba, Siwakoti, Yam P., Blaabjerg, Frede, and Hasanpour, Sara
- Subjects
- *
IMPEDANCE spectroscopy , *CASCADE converters , *ELECTRIC potential , *ELECTRIC circuits , *PULSE width modulation - Abstract
Magnetically coupled impedance-source (MCIS) networks are recently introduced impedance networks intended for various high-boost applications. It employs coupled magnetic in the circuit to achieve higher voltage gain. Various MCIS networks have been proposed in the literature for myriad applications; however, due to effective role of system modeling in the closed-loop controller design, this paper is allocated to small-signal modeling and analysis of MCIS converters. The modeling is performed by means of the circuit averaging and averaged switch technique. A generalized small-signal derivation is demonstrated for pulse width modulation (PWM) MCIS converters and it is shown that the derived transfer functions can simply be applied to Y-source, Γ-source, and T-source impedance networks. Various transfer functions for capacitor voltage, output voltage, magnetizing current, input and output impedance are derived and have been validated through frequency and dynamic responses of computer simulation results. In addition, a comprehensive analysis has been done for all mentioned PWM MCIS converters regarding their circuit parameters. Furthermore, the effect of considering the equivalent series resistances of capacitor and inductor on the stability margin of MCIS converters is revealed in this paper. Finally, in order to validate the derived transfer functions and to consolidate the perfumed analysis, experimental results are presented for all mentioned MCIS converters. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
18. Commutation Torque Ripple Reduction Strategy of Z-Source Inverter Fed Brushless DC Motor.
- Author
-
Li, Xinmin, Xia, Changliang, Cao, Yanfei, Chen, Wei, and Shi, Tingna
- Subjects
- *
BRUSHLESS direct current electric motors , *TORQUE measurements , *ELECTRIC inverters , *ELECTRIC conductivity , *ELECTRIC potential , *PULSE width modulation - Abstract
Based on the Z-source inverter, this paper proposes a novel commutation torque ripple reduction strategy for brushless DC motor (BLDCM). The proposed strategy employs the same modulation mode in both the normal conduction period and the commutation period, and the commutation torque ripple is reduced by regulating the shoot-through vector and active vector duty cycles. The proposed detection method acquires the end point of commutation by comparing the clamped terminal voltages with reference zero level, and the signal-noise-ratio of the detection is improved by avoiding the attenuation of the terminal voltages. Furthermore, a certain pulse width of the shoot-through vector can not only reduce the commutation torque ripple but also provide a new opportunity to detect the end point of commutation. Moreover, Z-source inverter provides the buck–boost ability for BLDCM drive system, then the dc voltage utilization can be improved, and the safety of the drive system can also be improved. In addition, this paper analyzes the terminal voltages during each vector. The experimental results verify the correctness of the theories and the effectiveness of the proposed approach. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
19. DC-Bus Voltage Balancing Algorithm for Three-Level Neutral-Point-Clamped (NPC) Traction Inverter Drive With Modified Virtual Space Vector.
- Author
-
Choudhury, Abhijit, Pillay, Pragasen, and Williamson, Sheldon S.
- Subjects
- *
BALANCING of machinery , *PERMANENT magnet motors , *DIRECT currents , *HARMONIC generation , *ELECTRIC potential - Abstract
A modified-virtual-space-vector-based dc-link voltage balancing strategy is proposed in this paper for a three-level inverter. In the proposed strategy, the summation of the three-phase currents for virtual vector needs not to be zero and it also keeps the two capacitor voltages balanced with wider range of load variations. The duty cycles for all the power switches are also derived in this paper using a nearest three-voltage vector scheme. Due to the reduced use of the medium voltage vectors, the proposed control strategy can considerably decrease the neutral-point voltage fluctuation for lower power-factor-based loads as well. Detailed simulation and experimental studies are also carried out to show the effectiveness of the proposed system with a dc-link voltage balancing strategy with permanent magnet synchronous machine. Voltage and current harmonic distortions are also presented with change in modulation index. A Dspace-based real-time operating system is used for real-time implementation with a 6.0-kW surface permanent magnet synchronous motor. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
20. Reduction of Common-Mode Voltage in Multiphase Two-Level Inverters Using SPWM With Phase-Shifted Carriers.
- Author
-
Liu, Zicheng, Zheng, Zedong, Sudhoff, Scott D., Gu, Chunyang, and Li, Yongdong
- Subjects
- *
PULSE width modulation , *ELECTRIC inverters , *PHASE shifters , *IDEAL sources (Electric circuits) , *ELECTRIC potential - Abstract
The increasing interest in multiphase drive systems has led to the extension of inverter topologies and pulse width modulation (PWM) methods from three-phase to multiphase occasions. Carrier-based PWM (CPWM) dominates space vector PWM when the phase number increases, because of its simple computation and modular implementation. Although intensive work has been done on modifying PWM methods to reduce the common-mode voltage (CMV), not enough work has been done on CPWM methods with CMV reduction for multiphase drives. This paper extends the phase-shifted sinusoidal PWM (PS-SPWM) method for five-phase and six-phase two-level voltage-source inverters (VSI) and employs the intersection-plotting method and Fourier analysis to reveal the nature of the CMV. Both experiment and simulation results comply with theoretical analysis that compared with the conventional SPWM, the PS-SPWM can effectively reduce the CMV in peak-to-peak value and RMS value, though it leads to a higher phase current distortion. In addition, the hardware realization of PS-SPWM for multiphase inverters by a distributed control system is presented in this paper. [ABSTRACT FROM AUTHOR]
- Published
- 2016
- Full Text
- View/download PDF
21. A Dual Three-Level Inverter-Based Open-End Winding Induction Motor Drive With Averaged Zero-Sequence Voltage Elimination and Neutral-Point Voltage Balance.
- Author
-
Wu, Di, Wu, Xiaojie, Su, Liangcheng, Yuan, Xibo, and Xu, Jiabin
- Subjects
- *
INDUCTION motors , *ELECTRIC inverters , *ELECTRIC windings , *ELECTRIC potential , *PULSE width modulation transformers - Abstract
Two three-level inverters driving an open-end winding induction motor can generate equivalent voltage waveforms as a single five-level inverter-based drive. In addition, it can bring in benefits such as reduced dc-link voltage, less number of devices, and fault-tolerant capability, which is favored in high-power motor drive applications. The main challenge with this type of configuration is the appearance of large zero-sequence current circulating between the two inverters, which generates extra losses in the switching devices and the motor as well as affects the normal operation of the machine. Another challenge is to balance the dc-link neutral point voltage of the two three-level inverters. This paper has proposed a simplified decoupled space-vector pulsewidth-modulation (PWM) strategy to eliminate the averaged zero-sequence voltage in each switching cycle by the placement of redundant vectors of each individual inverter using a time shift. Neutral point voltage balance is further achieved by adjusting the time duration of the redundant vectors. In this paper, it is shown that it is possible to operate this kind of drive configuration with a single dc power supply and achieve averaged zero-sequence voltage elimination and neutral-point voltage balancing at the same time. Experimental results of a 5.5-kW dual three-level inverter drive using the proposed PWM strategy are presented, which validates the control method and drive configuration. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
22. An Improved Model Predictive Control Strategy to Reduce Common-Mode Voltage for Two-Level Voltage Source Inverters Considering Dead-Time Effects.
- Author
-
Guo, Leilei, Jin, Nan, Gan, Chun, Xu, Lie, and Wang, Qunjing
- Subjects
- *
PREDICTIVE control systems , *ELECTRIC potential , *ELECTRIC inverters , *VOLTAGE control , *ELECTRIC currents - Abstract
To reduce the common-mode voltage (CMV) and eliminate the CMV spikes for two-level voltage source inverters (2L-VSIs), an improved model predictive control (MPC) based CMV reduction method is proposed in this paper considering dead-time effects. First, an improved voltage vector (VV) preselection strategy is proposed to reduce the CMV spikes caused by the dead time. Second, a new hybrid VV preselection strategy based on a delay compensation strategy and a modified current sector division strategy is proposed to completely eliminate the CMV spikes. As the proposed hybrid VV preselection based MPC strategy makes full use of the six nonzero VVs of the 2L-VSI, the current total harmonic distortions and ripples are reduced. The simulation and experiments are carried out to verify the effectiveness of the proposed strategy. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
23. Fast-Processing Implementation of Current-Ripple-Losses-Optimized Common-Mode Voltage Reduction PWM.
- Author
-
Wu, Xiang, Tan, Guojun, Zhang, Xiao, and Wang, Yu
- Subjects
- *
NONLINEAR programming , *ELECTRIC potential - Abstract
In this paper, a fast-processing implementation method of the current-ripple-loss-optimized common-mode voltage reduction pulsewidth modulation (CRLO-CMVRPWM) is studied. With the novel sector definitions and the simplified method to solve the constraint nonlinear programming model, the compute burden of the proposed method is reduced by 82.8% and 50.5% for the case where the modulation index is below and above $4\sqrt 3 /9$ , respectively. In addition, the effects of the optimized zero-sequence voltage errors caused by the adopted linear fitting strategy are proven to be negligible by studying the harmonic characteristics difference between the fast-processing and original CRLO-CMVRPWM. Simulated and experimental results are given to validate the effectiveness. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
24. Elimination of Common-Mode Voltages Based on Modified SVPWM in Five-Level ANPC Inverters.
- Author
-
Le, Quoc Anh and Lee, Dong-Choon
- Subjects
- *
ELECTRIC potential , *ELECTRIC inverters , *PULSE width modulation , *CAPACITORS , *DIRECT currents - Abstract
In this paper, a novel space-vector pulsewidth modulation technique for a five-level active neutral-point clamped (5L-ANPC) inverter is proposed to eliminate the common-mode voltage (CMV). For the 5L-ANPC inverter, which produces a good output voltage performance and lowdv/dt, the total 125 voltage vectors can be generated, among which the proposed scheme employs only 19 voltage vectors producing a zero CMV. Due to the limitation of voltage vectors selected, the dc-link capacitor voltages of the 5L-ANPC inverter cannot be balanced by themselves. Therefore, the capacitor voltages of the inverter should be controlled by choosing the redundant switching states appropriately. The validity of the proposed modulation scheme has been verified by simulation and experimental results. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
25. Modulation Techniques for Common-Mode Voltage Reduction in the Z-Source Ultra Sparse Matrix Converters.
- Author
-
Bozorgi, Amir Masoud, Hakemi, Amir, Farasat, Mehdi, and Monfared, Mohammad
- Subjects
- *
ELECTRIC potential , *PULSE width modulation , *SWITCHING circuits , *CONVERTERS (Electronics) , *ELECTRIC inductors - Abstract
Common-mode voltage (CMV) is known as a major cause of premature motor failures. The form and amplitude of the CMV generated by any converter depends on both the circuit topology and modulation technique. Among single stage ac–ac converters employed in drive applications, the Z-source ultra sparse matrix converter (ZSUSMC) is a desirable choice due to reduced number of switches in its structure and voltage boosting capability. Based on these considerations, this paper aims to: 1) theoretically determine and compare the CMV of the ZSUSMC with four well-known impedance networks, namely, cascaded, switched-inductor, quasi, and series, in its structure and 2) propose modulation techniques for CMV reduction in the ZSUSMCs. To this end, first, it is shown that the ZSUSMC, depending on the impedance network used in its structure, provides more freedom to choose from redundant switching states compared to the ultra sparse matrix converter. Then, by taking advantage of this feature, novel modulation strategies that attenuate the CMV without affecting the boosting capability are developed. The proposed modulation schemes are based on avoiding the switching states most contributing to the CMV during a switching period. Through hardware-in-the-loop studies, the effectiveness of the proposed modulation strategies in reducing the CMV of the ZSUSMCs is verified. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
26. Dead-Time Effect Compensation Method Based on Current Ripple Prediction for Voltage-Source Inverters.
- Author
-
Shen, Zewei and Jiang, Dong
- Subjects
- *
ELECTRIC potential , *ELECTRIC currents , *ELECTRIC inverters , *PULSE width modulation , *CONVERTERS (Electronics) - Abstract
In voltage-source inverters (VSIs), dead time is used to prevent shoot-through over switching devices. However, the existence of the dead time will distort the output phase current, which degrades the performance of the inverter as well as influences the common-mode voltage (CMV), particularly in CMV elimination relevant modulation schemes, such as zero-common-mode (CM) pulsewidth modulation (PWM)-based paralleled inverters. In the light of the situation that the normal sampling-based dead-time compensation (DTC) methods are often disturbed by the current ripple, this paper introduces a novel DTC method for the VSI, which can mitigate the impact of the current ripple and improve the accuracy of DTC. The proposed method deduces the real-time current ripple, which can reconstruct the actual trajectory of phase-leg currents, and the peak values corresponding to rising and falling edges for PWM signals can be predicted. In this way, DTC can be implemented based on the direction of relevant instantaneous switching currents and finally improves the accuracy. Especially, the current-ripple-prediction-based DTC can help to improve the CMV distortion caused by the dead time for paralleled inverters with zero-CM PWM. Simulation and experimental results are provided to validate that the proposed method can be applied to different topologies and modulation schemes with good performance. [ABSTRACT FROM AUTHOR]
- Published
- 2019
- Full Text
- View/download PDF
27. Transformerless Line-Interactive UPS With Low Ground Leakage Current.
- Author
-
Choi, Woo-Young and Yang, Min-Kwon
- Subjects
- *
UNINTERRUPTIBLE power supply , *EFFICIENCY of power amplifiers , *PULSE width modulation , *STRAY currents , *ELECTRIC inverters , *ELECTRIC potential - Abstract
This paper proposes a transformerless line-interactive uninterruptible power supply (UPS) with low ground leakage current. A high-efficiency bidirectional inverter is suggested, which performs the line-interactive UPS functions with low ground leakage current. It has a full-bridge inverter and a bidirectional switch, which operate with the unipolar pulsewidth modulation. Because the bidirectional switch operates at the line-frequency, switching losses can be lower than the previous transformerless inverters. As the inverter operates, the parasitic capacitance between the inverter and the ac voltage ground is clamped to zero voltage for a positive line cycle and to the ac voltage for a negative line cycle, respectively. Thus, the parasitic capacitance can be prevented from being charged or discharged, which ensures the absence of the ground leakage current. The operation modes of the proposed system are described. The control schemes are presented to design the proposed inverter for the line-interactive UPS. Experimental results for a 2.0 kW prototype are discussed to verify the performance of the proposed system. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
28. Clamping Angle Control PWM Method to Restore Linear Modulation Range of a Voltage Source Inverter.
- Author
-
Kim, Jae-Goo, Lee, Kyo-Beum, and Park, Jung-Wook
- Subjects
- *
PULSE width modulation , *ELECTRIC inverters , *ELECTRIC potential , *ELECTRIC power , *HARMONIC distortion (Physics) - Abstract
This paper proposes the new clamping angle control (CAC) pulse width modulation (PWM) method to restore its maximum linear modulation range of voltage source inverters (VSIs) reduced by the duty ratio limitation in hardware implementation, which makes the VSIs to operate nonlinearly in the high modulation range. The deadtime and the bootstrap gate driver circuit mainly cause this duty ratio limitation in practice. In particular, the bootstrap gate driver circuit is used in many industrial applications by avoiding the additional power supply to apply the gate-source voltage of power switches, and therefore making the VSIs to be small size with the low cost. First, the proposed CACPWM method is theoretically analyzed. Then, it is applied in the high modulation range to overcome the limitation of the duty ratio due to the use of the bootstrap gate driver circuit. Thereafter, its practical effectiveness is verified by both simulation and experimental tests. Also, the resulting harmonic distortions are compared with those by the conventional PWM methods. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
29. An Adaptive Control of DPWM for Clamped-Three-Level Photovoltaic Inverters With Unbalanced Neutral-Point Voltage.
- Author
-
Hashempour, Mohammad M., Yang, Meng-Ying, and Lee, Tzung-Lin
- Subjects
- *
PHOTOVOLTAIC cells , *ELECTRIC potential , *ELECTRIC inverters , *ELECTRIC current converters , *DIRECT currents - Abstract
An adaptive control of DPWM implementable in clamped-three-level inverters with two strings of photovoltaic (PV) panels in cascaded connection is proposed in this paper. The proposed modulation is developed based on the so-called circuit-level decoupling concept. It is able to provide balance line voltage even under unbalanced dc links. The unequal dc voltages appeared due to asymmetric maximum point of power trackings (MPPTs) are controlled by proper injection of zero-sequence voltage to the common mode voltage, while the total dc voltage is regulated based on the voltage commands generated by the MPPT of each string. Thus, both PV strings are able to be operated based on their MPPTs while there is almost no low-order harmonic distortion at the inverter output current. Compared with the previous methods, the high capability of the proposed method is evaluated by simulation study and experimental tests. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
30. Prediction and Evaluation of PWM-Induced Current Ripple in IPM Machines Incorporating Slotting, Saturation, and Cross-Coupling Effects.
- Author
-
Chang, Le and Jahns, Thomas M.
- Subjects
- *
PERMANENT magnets , *SYNCHRONOUS capacitors , *ELECTRIC inductance , *ELECTRIC potential , *PULSE width modulation transformers - Abstract
This paper presents an improved analytical model for estimating the high-frequency current ripple of interior permanent magnet synchronous machines due to pulsewidth modulation (PWM) switching. The proposed model accounts for the impact of slotting effect, magnetic saturation, and cross-coupling between the $d$ - and $q$ -axis. The model is subsequently used to investigate several factors that influence the PWM-induced current ripple. These include the PWM switching frequency, fundamental frequency (i.e., machine speed), dc-bus voltage, current control angle (i.e., γ angle), and the excitation current amplitude (i.e., saturation level). Experiments have been conducted to verify the analytical prediction results. These results show that the analytical model can predict the PWM-induced current ripple waveshape very well for many operating conditions and accurately estimate its rms value over a complete fundamental period. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
31. A Novel Open-Circuit Fault Diagnosis Method for Voltage Source Inverters With a Single Current Sensor.
- Author
-
Yan, Hao, Xu, Yongxiang, Zou, Jibin, Fang, Yuan, and Cai, Feiyang
- Subjects
- *
ELECTRIC potential , *ELECTRIC power system faults , *SAMPLING methods , *ELECTRIC inverters , *WAVE analysis - Abstract
For the purpose of reducing cost and volume, as well as to increase reliability in hostile environments, techniques of reconstructing three-phase current through a single current sensor have been reported for a three-phase alternating current motor vector control system. Based on the phase current reconstruction method, this paper proposes a novel open-circuit fault diagnosis method for the low-power voltage source inverter in the three-phase permanent-magnet synchronous motor drive. Other than sampling the single dc-link current sensor, the zero voltage vector sampling method (ZVVSM) is adopted to implement the fault diagnosis. By placing the single current sensor at a special position, ZVVSM is able to sample current during the two zero voltage vectors and reconstruct the three-phase currents. The reconstructed three-phase currents are used to generate the diagnostic variables that can detect and locate the faulty power switches. The PWM modulation strategy remains unchanged in this method and the reconstructed phase currents are with less waveform distortion and less harmonic contents, which are suitable for the fault diagnosis. The effectiveness of the proposed method is verified by experiments. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
32. Investigation of a Single-Phase Multilevel Inverter Based on Series/Parallel-Connected H-Bridges.
- Author
-
de Paula Dias Queiroz, Antonio, Jacobina, Cursino Brandao, Maia, Ayslan Caisson Noroes, Melo, Victor Felipe Moura Bezerra, and da Silva, Ivan
- Subjects
- *
ELECTRIC inverters , *ELECTRIC potential , *SIMULATION methods & models , *ELECTRIC current converters , *POTENTIAL energy - Abstract
This paper investigates a multilevel inverter composed of series/parallel-connected H-bridges. The presented structure can be used for applications in which the use of semiconductor switches with low-voltage and low-current ratings is intended. A comprehensive system model, an overall control strategy to adjust the output voltage with constant magnitude and frequency, and a level-shifted PWM (LS-PWM) strategy based on a voltage vectors unidimensional analysis and a plane analysis are presented. The LS-PWM is capable of mitigating the low-frequency circulating current, thus generating multilevel voltage signals with low harmonic distortion, maximum number of levels, and low dv/dt. In addition, considering a wide range of values of voltages and currents and various power levels, the total converter losses are reduced compared with the conventional multilevel converters. Two multilevel conventional inverters with the same number of semiconductor switches are used for comparison. Simulation and experimental results demonstrate the feasibility of the studied converter. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
33. Design and Implementation of Transformer-Based Multilevel Inverter Topology With Reduced Components.
- Author
-
Behara, Siva, Sandeep, N., and Yaragatti, Udaykumar R.
- Subjects
- *
ELECTRIC transformers , *ELECTRIC inverters , *ELECTRIC potential , *ELECTRIC currents , *ELECTROSTATICS - Abstract
This paper presents a nine-level transformer-based inverter requiring only eight switches. The envisaged structure consists of two standard H-bridges fed from a single dc source. Besides, a single-phase transformer is employed to aid the process of intermediate voltage level generation. An ad-hoc pulsewidth modulation scheme based on boolean logic form equations is developed to derive the gating pulses. An effortless extension of the proposed inverter to a higher number of voltage levels is also achieved by generalizing the switching functions. Furthermore, the superior performance of the proposed topology is demonstrated through a comprehensive cost-based analysis. Finally, the validation of the proposed topology is accomplished through experiments on a down-scale prototype, and the measurement results are included. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
34. Analysis and Mitigation of Dead-Time Harmonics in the Single-Phase Full-Bridge PWM Converter With Repetitive Controllers.
- Author
-
Yang, Yongheng, Zhou, Keliang, Wang, Huai, and Blaabjerg, Frede
- Subjects
- *
ELECTRIC current converters , *ELECTRIC potential , *ELECTRIC machinery , *POWER transformers - Abstract
In order to prevent the power switching devices (e.g., an insulated-gate bipolar transistor, IGBT) from shoot-through in voltage-source converters during a switching period, the dead time is added either in the hardware driver circuits of the IGBTs or implemented in software in pulse width modulation (PWM) schemes. Both solutions will contribute to a degradation of the injected current quality. As a consequence, the harmonics induced by the dead time (referred to as “dead-time harmonics” hereafter) have to be compensated in order to achieve a satisfactory current quality, as required by standards. In this paper, the emission mechanism of dead-time harmonics in single-phase PWM inverters is, thus, presented considering the modulation schemes in detail. More importantly, a repetitive controller has been adopted to eliminate the dead-time effect in single-phase grid-connected PWM converters. The repetitive controller has been plugged into a proportional-resonant-based fundamental-frequency current controller so as to mitigate the dead-time harmonics and also to maintain the control of the fundamental-frequency grid current in terms of dynamics. Simulations and experiments are provided, which confirm that the repetitive controller can effectively compensate the dead-time harmonics and other low-order distortions, and also, it is a simple method without hardware modifications. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
35. Discontinuous Hybrid-PWM-Based DC-Link Voltage Balancing Algorithm for a Three-Level Neutral-Point-Clamped (NPC) Traction Inverter Drive.
- Author
-
Choudhury, Abhijit, Pillay, Pragasen, and Williamson, Sheldon S.
- Subjects
- *
INSULATED gate bipolar transistors , *BIPOLAR transistors , *VOLTAGE regulators , *VOLTAGE control , *SYNCHRONOUS capacitors - Abstract
This paper presents a hybrid pulse width modulation-based discontinuous modulation (D-HPWM) strategy with dc-link voltage balancing for a three-level neutral-point-clamped (NPC) traction inverter drive. The results are then compared with continuous-hybrid-PWM (C-HPWM) to check the performance improvement. The HPWM strategy uses both the advantages of carrier- and space-vector-based PWM strategies. The duty cycles are generated using the carrier-based strategy to reduce the computational time and complexity of the system and redundant vector states are used to keep the two dc-link capacitor voltages balanced. As discontinuous PWM (DPWM) reduces the switching losses considerably compared to the continuous PWM, the DPWM strategy is developed in this paper for the HPWM-based strategy. Detailed comparison studies are then carried out in MATLAB/Simulink and PLECS to show the conduction and switching loss distribution with change in modulation index for different power switches. A 54.0-kW surface permanent magnet synchronous machine (PMSM) is used for this simulation studies. Moreover, the total inverter loss and losses in each insulated gate bipolar transistor (IGBT) are also compared. Detailed experimental performance analysis is also carried out with a scaled down prototype of a 6.0-kW surface PMSM, NPC inverter, and real-time emulator DSpace, to show the capacitor voltage deviation with both control strategies. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
36. Sampling Effect Characterization of Digital SPWM of VSI in Time Domain.
- Author
-
Kumar, Mayank and Gupta, Rajesh
- Subjects
- *
PULSE width modulation transformers , *ELECTRIC inverters , *ELECTRIC potential , *ELECTRICAL harmonics , *FIELD programmable gate arrays - Abstract
This paper characterizes the sampling effect in digital sinusoidal pulse width modulation (SPWM) of voltage source inverter (VSI). The time-domain analysis presented in this paper establishes the relation between the fundamental frequency, carrier frequency, and the sampling frequency at different modulation indices of the SPWM. The analysis investigates the effect of sampling frequency of the digital controller on the output of the VSI. It is shown that the low-frequency harmonic components appear in the frequency spectrum of the VSI output voltage due to sampling. As a result, the output current of digitally controlled VSI is stepped in nature. The double Fourier integral solution of the switched waveform for inner and outer integral limits has been used to derive the expression. The integral solution is obtained using Jacobi-Anger expansions. The generalized results developed in this paper are useful to investigate the sampling effect in high switching frequency DSPWM. The proposed sampling effect has been analyzed for SPWM of single-phase H-bridge inverter. The analytical results are verified using simulation and experimental results. The experimental results have been obtained with the use of field-programmable gate array (FPGA) as a digital controller. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
37. Novel Discontinuous PWM Method of a Three-Level Inverter for Neutral-Point Voltage Ripple Reduction.
- Author
-
Lee, June-Seok, Yoo, Seungjong, and Lee, Kyo-Beum
- Subjects
- *
PULSE width modulation transformers , *ELECTRIC inverters , *VOLTAGE regulators , *ELECTRIC waves , *ELECTRIC potential - Abstract
A new pulsewidth modulation (PWM) strategy which is an alternative approach of the discontinuous PWM (DPWM) for a three-level neutral-point-clamped (NPC) inverter is proposed in this paper. A three-level NPC inverter is completely mature and very well-established topology in high-power applications. However, the three-level NPC inverter has an inheritance problem of the neutral-point voltage unbalancing due to the split dc-link capacitors. This structure can cause large neutral-point voltage ripple. Furthermore, output currents of the three-level NPC inverter are distorted by the neutral-point voltage ripple. Therefore, the neutral-point voltage must be controlled. In this paper, a new DPWM method using two different offsets for the neutral-point ripple reduction is proposed and the effectiveness of the proposed DPWM method is verified by using the simulation and the experimental results. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
38. High-Performance Grid Simulator Using Parallel Structure Fractional Repetitive Control.
- Author
-
Liu, Tianqi, Wang, Danwei, and Zhou, Keliang
- Subjects
- *
ELECTRIC power distribution grids , *TRANSIENT responses (Electric circuits) , *ELECTRIC potential , *HARMONIC analysis (Mathematics) , *PULSE width modulation - Abstract
In this paper, a high-performance grid simulator based on a parallel structure fractional repetitive control scheme is employed to emulate various operation scenarios of power grids for testing power products. In this paper, a simple fractional repetitive control scheme is proposed for grid simulators to achieve high-accuracy tracking performance. Using parallel branches, the proposed repetitive controller can flexibly select the interested harmonics for compensation, and independently, tune the convergency rate at selective harmonic frequencies. Compared with the conventional repetitive control, the proposed control scheme achieves faster transient response. Moreover, the number of delay units required in the proposed repetitive controller is reduced to at least half of that in a conventional repetitive controller. Design process and stability criteria are presented in details. A set of experimental results is provided to verify the effectiveness of the proposed approach. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
39. An Open-End Winding Four-Level Five-Phase Drive.
- Author
-
Darijevic, Milan, Jones, Martin, and Levi, Emil
- Subjects
- *
PULSE width modulation , *ELECTRIC potential , *WINDING machines , *ELECTRIC inverters , *INDUCTION machinery - Abstract
A four-level five-phase open-end winding (OeW) drive topology is introduced in this paper. The drive comprises a five-phase induction machine with open-end stator windings, supplied using two two-level voltage-source inverters with isolated and unequal dc-link voltages, in the ratio 2 : 1. The topology offers the advantages of a modular structure with fewer semiconductor components and has a greater potential for fault tolerance, as compared with an equivalent single-sided four-level drive. Due to the large number of switching states, development of a suitable space vector pulsewidth-modulation (PWM) method can be challenging. Hence, this paper examines the implementation of two-level-shifted carrier-based PWM methods. The effect of dead time on the drive performance is discussed, and it is shown that simultaneous PWM switching of both inverters can lead to degraded output phase voltage waveforms. Detailed analysis of this phenomenon is presented, a solution is proposed, and the modified modulation techniques are incorporated in an experimental setup, at first in conjunction with $V/f$ control. Once the proof of concept has been provided, full field-oriented control is implemented in this OeW drive topology for the first time; detailed experimental testing is conducted, and results are reported. [ABSTRACT FROM AUTHOR]
- Published
- 2016
- Full Text
- View/download PDF
40. Z-Source Inverter-Based Approach to the Zero-Crossing Point Detection of Back EMF for Sensorless Brushless DC Motor.
- Author
-
Changliang Xia and Xinmin Li
- Subjects
- *
ELECTRIC inverters , *BRUSHLESS direct current electric motors , *ERROR analysis in mathematics , *SENSORLESS control systems , *ELECTRIC currents - Abstract
Based on the Z-source inverter, this paper proposed a novel approach to zero-crossing point (ZCP) detections during the shoot-through vectors for sensorless brushless dc motor (BLDCM). The proposed approach separates the ZCP detections from speed adjustment, and makes the shoot-through vector not influence the motor speed-adjustment directly, while the zero-vectors and active-vectors are used exclusively to adjust the speed of BLDCM. With the proposed approach, the sensorless BLDCM can operate in a wide speed range without switching the detection points and the reference levels, and it is unnecessary to change the reference levels according to the PWM technique. The terminal voltages limited by diode can be directly compared with the reference zero level during the shoot-through vectors, so as to reduce the detection error caused by attenuation. Moreover, Z-source inverter not only provides boost voltage for sensorless BLDCM drive system, but also improves the utilization rate of dc source voltage and the safety of the drive system. In addition, this paper analyzed the terminal voltages of the floating phase during each vector. The experimental results verified the correctness of above theories and proved the effectiveness of the proposed approach. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
41. Carrier-Based Implementation of SVPWM for Dual Two-Level VSI and Dual Matrix Converter With Zero Common-Mode Voltage.
- Author
-
Baranwal, Rohit, Basu, Kaushik, and Mohan, Ned
- Subjects
- *
PULSE width modulation , *ELECTRIC potential , *ELECTRICAL load , *PERFORMANCE evaluation , *ZERO voltage switching - Abstract
Pulse width modulation (PWM) converters generate switching common-mode voltages (CMVs) across the load terminals. These voltages cause common-mode currents, leading to bearing failure in motor loads and electromagnetic interference problems. This paper presents a generalized carrier-based PWM technique for open-end winding motor drives that completely eliminates switching CMV. The proposed method is applicable to both dual two-level voltage source inverter and dual matrix converter-based open-end winding drives. Detailed analysis shows that the carrier-based method requires significantly less computation compared to the corresponding space vector implementation. This paper also outlines the relationship between the two implementations. The carrier-based method is shown to achieve superior performance in terms of resource requirements and execution time when implemented on a field-programmable gate array-based real-time control platform. Simulation and experimental results have been presented to validate the proposed method. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
42. SHE–PWM Cascaded Multilevel Inverter With Adjustable DC Voltage Levels Control for STATCOM Applications.
- Author
-
Law Kah Haw, Dahidah, Mohamed S. A., and Almurib, Haider A. F.
- Subjects
- *
PULSE width modulation , *ELECTRIC inverters , *DIRECT currents , *ELECTRICAL harmonics , *ELECTRIC potential , *SYNCHRONOUS capacitors - Abstract
This paper presents a new multilevel selective harmonic elimination pulse-width modulation (MSHE-PWM) technique for transformerless static synchronous compensator (STATCOM) system employing cascaded H-bridge inverter (CHI) configuration. The proposed MSHE-PWM method optimizes both the dc-voltage levels and the switching angles, enabling more harmonics to be eliminated without affecting the structure of the inverter circuit. The method provides constant switching angles and linear pattern of dc-voltage levels over the modulation index range. This in turns eliminates the tedious steps required for manipulating the offline calculated switching angles and therefore, easing the implementation of the MSHE-PWM for dynamic systems. Although the method relies on the availability of the variable dc-voltage levels which can be obtained by various topologies, however, the rapid growth and development in the field of power semiconductor devices led to produce high-efficiency dc-dc converters with a relatively high-voltage capacity and for simplicity, a buck dc-dc converter is considered in this paper. Current and voltage closed loop controllers are implemented for both the STATCOM and the buck converter to meet the reactive power demand at different loading conditions. The technique is further compared with an equivalent conventional carrier-based pulse-width modulation to illustrate its enhanced characteristics. The effectiveness and the theoretical analysis of the proposed approach are verified through both simulation and experimental studies. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
43. A Fast and Generalized Space Vector Modulation Scheme for Multilevel Inverters.
- Author
-
Yi Deng, Koon Hoo Teo, Chunjie Duan, Habetler, Thomas G., and Harley, Ronald G.
- Subjects
- *
ELECTRIC inverters , *PULSE width modulation , *SWITCHING circuits , *ELECTRIC potential , *SIMULATION methods & models - Abstract
This paper presents a fast and generalized space vector pulse width modulation (SVPWM) scheme for any multilevel inverter. The SVPWM scheme generates all the available switching states and switching sequences based on two simple and general mappings, and calculates the duty cycles simply as if for a two-level SVPWM, thus independent of the level number of the inverter. Because the switching states, duty cycles, and switching sequences are all obtained by simple calculation in the proposed SVPWM scheme, no lookup table is needed and the scheme is computationally fast. The generalized method of generating the switching states (first mapping), calculating the duty cycles, and determining the switching sequence (second mapping) is described in this paper. The scheme is suitable for any reference vector with any modulation index, and can be conveniently extended to meet specific requirements, such as symmetric switching sequences. Compared with prior methods, the SVPWM scheme proposed in this paper provides two more degrees of freedom, i.e., the adjustable switching sequences and duty cycles, thus offering significant flexibility for optimizing the performance of multilevel inverters. The influence of redundant switching sequences in the output phase voltage of inverters is demonstrated for a nine-level inverter. This paper also thoroughly compares the proposed SVPWM scheme with prior methods. Both simulation and experimental results are given. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
44. Optimization of PWM for the Overmodulation Region of Two-Level Inverters.
- Author
-
Stumpf, Peter and Halasz, Sandor
- Subjects
- *
PULSE width modulation , *MATHEMATICAL optimization , *ELECTRIC inverters , *HARMONIC oscillators (Circuits) , *MEAN square algorithms , *ELECTRIC potential , *TORQUE - Abstract
Three optimized pulse-width modulated (PWM) techniques for the overmodulation region of two-level inverter-fed ac drives are introduced and investigated from the harmonic loss minimization point of view. The optimization is elaborated for the lowest loss-factor, which is proportional to the square of the root mean square value of current harmonics. The loss-factors are computed for different switching numbers as the function of the motor fundamental voltage. It is shown that, with respect to the motor heating and torque ripples, the acceptable drive condition can be guaranteed by a relatively low value of an inverter switching frequency up to 96%–97% of maximal possible motor voltage. Furthermore, it is shown that the so-called three-vector methods have considerably better performance in the lower part of the overmodulation region than the so-called two-vector method for the same number of switching. The performance of the techniques is compared with other existing PWM techniques. This paper discusses the implementation details of the proposed optimal PWM techniques. The theoretical results are verified by experimental and simulation tests. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
45. Three-Phase Quasi-Z-Source Inverter With Constant Common-Mode Voltage for Photovoltaic Application.
- Author
-
Noroozi, Negar and Zolghadri, Mohammad Reza
- Subjects
- *
ELECTRIC inverters , *ELECTRIC potential , *PHOTOVOLTAIC power systems , *STRAY currents , *PULSE width modulation , *ELECTRIC impedance - Abstract
In trasformerless grid-connected photovoltaic (PV) systems, common-mode voltage (CMV) fluctuations cause leakage current flow through the stray capacitance of the PV panels. Shoot-through states in a quasi-Z-source inverter (q-ZSI) increase the amplitude of high-order harmonics of CMV. In this paper, by using the modulation technique based on odd pulse width modulation and minor change in the Z network of the three-phase q-ZSI, the leakage current is blocked. No extra semiconductor element is added. By the proposed technique, CMV is kept nearly constant during switching cycles. The experimental results for CMV analysis in a \text1\;\textkW prototype are presented to verify the theoretical analysis. [ABSTRACT FROM PUBLISHER]
- Published
- 2018
- Full Text
- View/download PDF
46. A Generalized-Switch-Matrix-Based Space Vector Modulation Technique Using the Nearest Level Modulation Concept for Neutral-Point-Clamped Multilevel Inverters.
- Author
-
Pratheesh, K. J., Jagadanand, G., and Ramchand, Rijil
- Subjects
- *
ELECTRIC inverters , *PULSE width modulation , *ELECTRIC potential , *SUPPORT vector machines , *SWITCHING theory - Abstract
Multilevel inverters (MLIs) have replaced conventional two-level inverters for medium-voltage high-power industrial applications. One of the best modulation techniques for MLIs is the space vector modulation (SVM). Although SVM has its own advantages, it has been overlooked for much simpler carrier-based modulation schemes in the industry. Nearest level modulation (NLM) is a simple alternative, which is functionally similar to SVM. In this paper, a new generalized SVM algorithm is presented, in which the SVM is achieved using the concept of NLM. A generalized switch matrix is introduced to derive gate pulses for the inverter, which further simplifies the algorithm. The algorithm is tested and verified for a three-phase, three-level, and five-level neutral-point-clamped inverters in both simulation and hardware. [ABSTRACT FROM PUBLISHER]
- Published
- 2018
- Full Text
- View/download PDF
47. Dual-Buck-Structured High-Reliability and High-Efficiency Single-Stage Buck?Boost Inverters.
- Author
-
Khan, Ashraf Ali and Cha, Honnyong
- Subjects
- *
ELECTRIC inverters , *ELECTRIC potential , *CONVERTERS (Electronics) , *POWER electronics , *ENERGY conversion - Abstract
In this paper, dual-buck structured single-stage buck–boost inverters that use power MOSFETs to achieve high efficiency are presented. The proposed inverters require fewer switches, and half of the switches have reduced current stresses. They have no shoot-through problem; therefore, high system reliability can be obtained. The dead-time in PWM signals can be minimized or eliminated, which improving the quality of the output ac voltages and increasing the efficiency. In the proposed inverters, MOSFETs can be used without reverse-recovery issues of their body diodes to boost the efficiency and increase the switching frequency. To further improve the efficiency and stability of the proposed single-phase inverter, PWM strategies combining high- and low-frequency modulation are presented. A hardware prototype of the single-phase inverter was built and tested using resistive, inductive, and nonlinear loads. Experimental results for a 300-W prototype inverter show a 97.4% peak efficiency with a 25 kHz switching frequency. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
48. Short-Horizon Model Predictive Modulation of Three-Phase Voltage Source Inverters.
- Author
-
Townsend, Christopher D., Mirzaeva, Galina, and Goodwin, Graham C.
- Subjects
- *
ELECTRIC inverters , *PULSE width modulation , *ELECTRIC potential , *POWER electronics , *PREDICTIVE control systems - Abstract
Traditional model predictive control cost functions, when utilizing long prediction horizons ( $N\geq 10$) in power inverter applications, have demonstrated harmonic performances approaching that of schemes based on offline-generated optimal pulse patterns. However, long prediction horizons often prohibitively increase computational load. A different approach to maximizing harmonic performance is taken in this paper. It is shown that shaping the output voltage spectra using a simple feedback mechanism can significantly reduce the length of the required prediction horizon, facilitating a feasible computational load. When a short-horizon cost function is augmented by the feedback mechanism an excellent tradeoff between harmonic performance and switching loss is achieved, even with a prediction horizon of one. It is also shown that the feedback mechanism can be used to improve input reference tracking. Experimental verification of the proposed modulator is performed on a two-level three-phase inverter. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
49. A Guide to Matching Medium-Voltage Drive Topology to Petrochemical Applications.
- Author
-
Zargari, Navid R., Cheng, Zhongyuan, and Paes, Richard
- Subjects
- *
CONVERTERS (Electronics) , *SWITCHING power supplies , *ELECTRIC potential , *ELECTRIC inverters , *AUTOMATIC control systems - Abstract
Medium-voltage drives are regularly used in the petrochemical industry. These drives often vary in topology, semiconductor design, and principles of operation. They each have their own merits, not only in terms of structure, design, and reliability, but also with regard to suitability to specific applications. This paper presents a technology overview of commercially available medium-voltage drive topologies with a view on how they match to petrochemical applications. The operating and performance characteristics of each drive topology are reviewed while manufacturer-specific implementation details are excluded. Common industry and application requirements such as harmonics, motor compatibility, regeneration capability, dynamic performance, and robustness to system power disturbances are used as comparison criteria. Application aspects such as commissioning and operation challenges are highlighted from a practical point of view. [ABSTRACT FROM AUTHOR]
- Published
- 2018
- Full Text
- View/download PDF
50. An Efficient Four-State Zero Common-Mode Voltage PWM Scheme With Reduced Current Distortion for a Three-Level Inverter.
- Author
-
Nguyen, Tam-Khanh Tu and Nguyen, Nho-Van
- Subjects
- *
ELECTRIC potential , *PULSE width modulation , *HARMONIC distortion (Physics) , *SWITCHING transients , *ELECTRIC inverters - Abstract
In this paper, a new carrier-based pulse width modulation (PWM) strategy providing common-mode voltage (CMV) elimination and reduced current ripple in a three-level neutral-point-clamped inverter is introduced. The employed switching sequences are made up of the three zero CMV (ZCMV) vectors, and one among the three vec-tors is applied at two ends of a half-carrier cycle. The output current ripple characteristics pertaining to those switching sequences are investigated. In a carrier cycle, the root-mean-square current ripple minimization is analyzed and an optimal sequence is derived accordingly. The presented PWM scheme results in a considerably reduced current harmonic distortion in a wide modulation region as compared to the two existing ZCMV schemes on the same average switching frequency. Also, an implementation of sawtooth-carrier-based PWM patterns is proposed for further improvement of the harmonic performance. The algorithm requires small computational burden and is straightforward for an online implementation. Simulation and experimental results are both provided to validate the good performance of the proposed PWM method. [ABSTRACT FROM PUBLISHER]
- Published
- 2018
- Full Text
- View/download PDF
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.