41 results on '"Ma, William Cheng-Yu"'
Search Results
2. Exploring Performance and Reliability Behavior of Nanosheet Channel Thin-Film Transistors under Independent Dual Gate Bias Operation
3. Temperature dependence improvement of polycrystalline-silicon tunnel field-effect thin-film transistor
4. Ferroelectric Tunnel Thin-Film Transistor for Synaptic Applications
5. Impacts of pulse conditions on endurance behavior of ferroelectric thin-film transistor non-volatile memory
6. Abnormal Degradation Behaviors Under Negative Bias Stress in Flexible p-Channel Low-Temperature Polycrystalline Silicon Thin-Film Transistors After Laser Lift-Off Process
7. Bias temperature instability comparison of CMOS LTPS-TFTs with HfO2 gate dielectric
8. Impact of Nanosheet Thickness on Performance and Reliability of Polycrystalline-Silicon Thin-Film Transistors With Double-Gate Operation.
9. First Demonstration of Ferroelectric Tunnel Thin-Film Transistor Nonvolatile Memory With Polycrystalline-Silicon Channel and HfZrO Gate Dielectric
10. Investigation of Electrical Characteristics in Low-Temperature Polycrystalline Silicon Thin-Film Transistors Fabricated at Low-Temperature Process
11. Distinction between interfacial layer effect and trap passivation effect of N2 plasma treatment on LTPS-TFTs
12. First Demonstration of Heterogeneous IGZO/Si CFET Monolithic 3-D Integration With Dual Work Function Gate for Ultralow-Power SRAM and RF Applications
13. Demonstration of synaptic characteristics of polycrystalline-silicon ferroelectric thin-film transistor for application of neuromorphic computing
14. Impacts of Independent Dual-Gate Operation on Reliability of Nanosheet Junctionless Thin-Film Transistor
15. Low temperature Ni-nanocrystals-assisted hybrid polycrystalline silicon thin film transistor for non-volatile memory applications
16. Impacts of O2 Plasma on Negative Gate Bias Stress Instability of Tunnel Thin-Film Transistor
17. Impacts of Ammonia Gas Plasma Surface Treatment on Polycrystalline-Silicon Junctionless Thin-Film Transistor
18. Various Reliability Investigations of Low Temperature Polycrystalline Silicon Tunnel Field-Effect Thin-Film Transistor
19. Impacts of Stress Voltage and Channel Length on Hot-Carrier Characteristics of Tunnel Field-Effect Thin-Film Transistor
20. Subthreshold Swing Saturation of Nanoscale MOSFETs Due to Source-to-Drain Tunneling at Cryogenic Temperatures
21. Impacts of Vertically Stacked Monolithic 3D-IC Process on Characteristics of Underlying Thin-Film Transistor
22. Impact of Dual-Gate Configuration on the Endurance of Ferroelectric Thin-Film Transistors With Nanosheet Polycrystalline-Silicon Channel Film
23. Impacts of channel film thickness on poly-Si tunnel thin-film transistors
24. Dependence of Sub-Thermionic Swing on Channel Thickness and Drain Bias of Poly-Si Junctionless Thin-Film Transistor
25. Impacts of Trap-State Generation on Tunnel Thin-Film Transistor
26. Positive bias temperature instability of tunnel thin-film transistor for applications of system-on-panel and three-dimension integrated circuits
27. Current Degradation by Carrier Recombination in a Poly-Si TFET With Gate-Drain Underlapping
28. Plasma-Induced Interfacial Layer Impacts on TFETs With Poly-Si Channel Film by Oxygen Plasma Surface Treatment
29. Positive-Bias Temperature Instability Improvement of Poly-Si Thin-Film Transistor With HfO2 Gate Dielectric by Ammonia Plasma Treatment
30. Performance improvement of poly-Si tunnel thin-film transistor by NH3 plasma treatment
31. Performance Improvement of Poly-Si Tunnel FETs by Trap Density Reduction
32. Impact of Crystallization Method on Poly-Si Tunnel FETs
33. Threshold Voltage Reduction and Mobility Improvement of LTPS-TFTs With NH3 Plasma Treatment
34. Reverse Electrical Behavior of N-Channel and P-Channel LTPS-TFTs by N2O Plasma Surface Treatment
35. Asymmetric Driving Current Modification of CMOS LTPS-TFTs With ${\rm HfO}_{2}$ Gate Dielectric
36. Oxide Thinning and Structure Scaling Down Effect of Low-Temperature Poly-Si Thin-Film Transistors
37. The Lanthanum oxide capping layer induced flat-band roll-off behaviors in high-κ/metal-gate NMOSFETs with 28nm CMOS technology
38. Channel Film Thickness Effect of Low-Temperature Polycrystalline-Silicon Thin-Film Transistors
39. A Novel p-n-Diode Structure of SONOS-Type TFT NVM With Embedded Silicon Nanocrystals
40. Low-Temperature Polycrystalline Silicon Thin Film Transistor Nonvolatile Memory Using Ni Nanocrystals as Charge-Trapping Centers Fabricated by Hydrogen Plasma Process
41. Asymmetric Driving Current Modification of CMOS LTPS-TFTs With HfO2 Gate Dielectric.
Catalog
Books, media, physical & digital resources
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.