1. Statistical and Electrical Modeling of FDSOI Four-Gate Qubit MOS Devices at Room Temperature
- Author
-
Edoardo Catapano, Gerard Ghibaudo, Mikael Casse, Tadeu Mota Frutuoso, Bruna Cardoso Paz, Thomas Bedecarrats, Agostino Apra, Fred Gaillard, Silvano De Franceschi, Tristan Meunier, and Maud Vinet
- Subjects
FDSOI CMOS qubits ,electrical characterization ,Lambert function modeling ,mismatch ,multi-gate FD-SOI nanowire ,Y-function ,Electrical engineering. Electronics. Nuclear engineering ,TK1-9971 - Abstract
This paper presents an electrical characterization and a compact modeling of FD-SOI four-gate qubit MOS devices, carried out at room temperature and in linear regime. The main figures of merit are extracted from average drain current curves using Y – function method. Poisson solver-based simulations are performed to interpret the experimental data, in particular the influence among gates and the effective channel length modulation. Furthermore, a drain current matching analysis between gates is conducted, and the main variability parameters are extracted. Our results, despite the unconventional device engineering, show a variability performance comparable to the state-of-the-art 28nm FD-SOI technology. Finally, a Lambert function based model is developed to validate both the electrical and statistical characterization. It is assumed, according to the experimental data, that the four gate device can be modeled as the series of four identical and independent transistors. Including the contribution of source and drain access resistance it has been possible to reproduce the device behavior at high external gates voltages.
- Published
- 2021
- Full Text
- View/download PDF