Search

Energetic materials have extremely high volumetric and specific energy densities, making them attractive and important in combustion systems. To improve their combustion performance, reliable temperature acquirement method is highly demanded. A laser sensor was developed for in situ and quantitative measurements of gas temperature. Scanned-wavelength direct absorption spectroscopy was used for line-of-sight temperature measurements. Multiple H2O absorption features in the near-infrared combination band (v1+v3) and mid-infrared fundamental band (v3) were selected to establish four absorption line pairs with good temperature sensitivity. Three infrared distributed feedback lasers (DFB) were used to cover the selected absorption lines. The accuracy and uncertainty of the sensor were first numerically evaluated in a wide temperature range of 1000–3000 ​K under different Gaussian white noise levels (5–20%). A free-space optical setup was established to experimentally evaluate the sensor performance by measuring benchmark laminar premixed flames, which were compared with additional thermocouple measurements, chemical kinetic modeling and computational fluid dynamics simulations. The good performance of the current sensor indicates the potential of being used in non-intrusive, in-situ and quantitative diagnostics of the energetic materials combustion.

Modern global routers employ various routing methods to improve routing speed and quality. Maze routing is the most time-consuming process for existing global routing algorithms. This paper presents two bounded-length maze routing (BLMR) algorithms (optimal-BLMR and heuristic-BLMR) that perform much faster routing than traditional maze routing algorithms. In addition, a rectilinear Steiner minimum tree aware routing scheme is proposed to guide heuristic-BLMR and monotonic routing to build a routing tree with shorter wirelength. This paper also proposes a parallel multithreaded collision-aware global router based on a previous sequential global router (SGR). Unlike the partitioning-based strategy, the proposed parallel router uses a task-based concurrency strategy. Finally, a 3-D wirelength optimization technique is proposed to further refine the 3-D routing results. Experimental results reveal that the proposed SGR uses less wirelength and runs faster than most of other state-of-the-art global routers with a different set of parameters refid="ref12"/ , refid="ref16"/, refid="ref17"/, refid="ref20"/ . Compared to the proposed SGR, the proposed parallel router yields almost the same routing quality with average 2.71 and 3.12-fold speedup on overflow-free and hard-to-route cases, respectively, when running on a 4-core system. [ABSTRACT FROM PUBLISHER]

In this paper, a floorplanner for low power design is presented. Our objective is to optimize total power consumption and area during the selection and placement of various implementations for circuit modules. Furthermore, the proposed method considers performance requirements, power line noises, and distribution of power consumption in order to generate lower and evenly distributed power dissipation over the resulting circuit floorplan with a specified performance. For a set of benchmark circuits we tested, on the average, our floorplanner can achieve decreases of total power consumption, wire-length, and power/ground network size by 18.3%, 4.6%, and 24%, respectively, at the cost of an area increase of 8.8% when compared with an existing area/wire-length driven floorplanner. [ABSTRACT FROM AUTHOR]

In this paper, we present a layer assignment method under high-performance multi-chip module environments. In contrast with treating global routing and layer assignment separately, our method assigns nets to layers while considering preferable global routing topologies simultaneously. We take transmission line effects into account to avoid noise in high-speed electronics packages besides the conventional optimization goal such as routability or performance. The problem is formulated as a quadratic Boolean programming problem and an algorithm is presented to solve the problem after linearization. The proposed method is applied to a set of benchmark circuits to demonstrate the effectiveness. [ABSTRACT FROM AUTHOR]