24 results on '"Hadidi, Khayrollah"'
Search Results
2. A new fast settling low power CMOS gain stage architecture.
- Author
-
Sadrafshari, Shamin, Hassanzadazar, Mina, Hadidi, Khayrollah, and Khoei, Abdollah
- Subjects
CMOS amplifiers ,MATHEMATICAL combinations ,CONSTRAINTS (Physics) ,COMPLEMENTARY metal oxide semiconductors ,CAPACITANCE meters - Abstract
This paper presents a new gain stage for high accuracy and fast settling applications. In the proposed structure a novel combination of closed loop and open loop amplifiers is employed to achieve high accuracy and enhanced settling behavior while adding only negligible power to the main circuit power constraint. To evaluate the functionality of the proposed idea, a zero cross based circuit and a switch capacitor amplifier are designed to implement the open loop and the closed loop stages, respectively. Though, other topologies for implementation of open loop and closed loop amplifiers are applicable in the presented gain stage. The proposed structure is implemented in 0.18 μm CMOS technology. HSPICE simulation results, using level 49 models, demonstrate that the new configuration improves the power efficiency and the settling behavior as well as the system accuracy. The proposed scheme shows very fast settling times of 0.8, 1.01, 1.41 ns for the gain accuracies of 6, 8 and 10 bits, respectively, while loaded with 1 pF capacitance and the output swing is 1.6 V. In comparison with a conventional switched capacitor closed loop amplifier, the proposed architecture improves the settling performance by a factor of 3 for 6 bit resolution, while it adds only 0.63 mW power to the total power consumption that is 8.68 mW. [ABSTRACT FROM AUTHOR]
- Published
- 2017
- Full Text
- View/download PDF
3. Very linear open-loop CMOS sample-and-hold structure for high precision and high speed ADCs.
- Author
-
Moradi Khanshan, Tohid, Nematzade, Mojde, Hadidi, Khayrollah, Khoei, Abdollah, Koozehkanani, Ziaddin, and Sobhi, Jafar
- Subjects
ANALOG-to-digital converters ,CHARGE injection ,COMPLEMENTARY metal oxide semiconductors ,ELECTRIC charge ,DIGITAL electronics - Abstract
This paper presents an improved bottom-plate sampling sample-and-hold (S/H) architecture for high speed and high linearity analog to digital converters (ADCs). The proposed circuit reduces the charge injection employing a switch at the S/H's output. The S/H circuit has been laid out in 0.35 um CMOS technology and simulated using standard level 49 SPICE parameters. The simulation result shows that the spurious free dynamic range (SFDR) of 80 dB is achieved up to the sampling frequency of 250 MS/s at nyquist input frequency with 1.6 $$(V_{P-P})$$ differential output swing which is able to realize an ADC of 14-bits resolution. [ABSTRACT FROM AUTHOR]
- Published
- 2016
- Full Text
- View/download PDF
4. An ultra high-speed high-resolution low-offset low-power voltage comparator with a reliable offset cancellation method for high-performance applications in 0.18 µm CMOS technology.
- Author
-
Baradaranrezaeii, Ali, Shino, Obalit, Hadidi, Khayrollah, and Khoei, Abdollah
- Subjects
VOLTAGE comparators ,COMPARATOR circuits ,PHASE comparators ,MICROFABRICATION ,SOLID state physics ,COMPLEMENTARY metal oxide semiconductors ,PERFORMANCE - Abstract
In this paper a novel structure is presented as a voltage comparator, and a reliable offset cancellation technique is utilized as well. Moreover a comprehensive post layout simulation method is described to evaluate a vast verity of comparators in order to find out whether the designed structure will operate properly in the post fabrication (solid state) tests or not. A single stage architecture with a simple readout circuit leads to a low-offset low-power high-speed high-resolution comparator which qualifies for VLSI applications such as image sensors. Applying the reliable offset cancellation technique makes it qualified for high performance applications like high-speed high-resolution ADCs. The proposed comparator is simulated through the mentioned method in 0.18 µm standard CMOS technology, and 0.5 mV of accuracy in 1 G sample per second is obtained with a power consumption of 110 µW (150 µW with offset cancellation circuit) where an introduced offset of about 10 mV is cancelled to lower than 220 µV as well. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
5. A Simple and Reliable System to Detect and Correct Setup/Hold Time Violations in Digital Circuits.
- Author
-
Abdollahi, Roozbeh, Hadidi, Khayrollah, and Khoei, Abdollah
- Subjects
- *
DIGITAL electronics , *VERY large scale circuit integration , *DETECTORS , *FLIP-flop circuits , *COMPLEMENTARY metal oxide semiconductors , *ELECTRIC inverters , *MANAGEMENT - Abstract
In this article, a fully digital system to detect and correct setup/hold time violations in digital circuits, is presented. The proposed system benefits from simple, low-power, small-area, and easy-to-modify design. The system is composed of two separate blocks, detector and corrector connected through a 2-bit control signal. The detector is placed near flip-flops or memory elements and sends control signals to the corrector. Corrector circuitry consists of only CMOS inverters and a multiplexer, either after global clock source to correct clock globally or before the elements to correct them locally. Because of its simplicity, this system can be repeatedly used throughout the chip. Also it is proved that the correction circuitry may be realized by employing only a few CMOS inverters without any need for adjusting the delay of the inverters. Furthermore, mathematical proof for the ability of the inverter-based correction circuitry is provided. The system continuously monitors and corrects any setup/hold time violations up to the highest possible operating frequency a given process allows. [ABSTRACT FROM PUBLISHER]
- Published
- 2016
- Full Text
- View/download PDF
6. Power and area reduction in CMOS analog fuzzy logic controllers by using a new inference engine structure.
- Author
-
Pirbazari, Mahmoud Mahdipour, Mesri, Alireza, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
COMPLEMENTARY metal oxide semiconductors ,MATHEMATICAL simplification ,FUZZY logic ,INFERENCE engines (Computer science) ,ENERGY consumption - Abstract
Analog implementation of fuzzy logic controllers (FLCs) is the most efficient method when speed, power, and area are critical. Inference engine (IE) usually takes a large part of total die area when the FLC has a large number of rules. In this paper, a method is proposed to reduce size of the IE in analog implementations of FLCs. Since only a small number of rules may be fired simultaneously, thus a few inference blocks (IBs) may work at the same time in an IE. In the proposed method, reduction in size of the IE is achieved by sharing a few IBs between a large number of rules. To test the proposed method, a standard FLC is designed using both the regular method and the proposed method. By using the proposed method, total power consumption and active area are reduced by factors of 2.31 and 2.15, respectively. Moreover, inference speed is improved by a factor of 3.8 and output error is reduced by a factor of 2.5. All simulations have been performed in HSPICE using level 49 models for 0.35 um CMOS process with a 3.3V power supply. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
7. High Speed Min/Max Architecture Based on a Novel Comparator in 0.18-μm CMOS Process.
- Author
-
Fathi, Amir, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
COMPARATOR circuits ,ELECTRIC potential ,FUZZY control systems ,ELECTRIC power consumption ,COMPLEMENTARY metal oxide semiconductors ,COMPUTER simulation - Abstract
This paper describes the design of a high speed min/max architecture based on a new current comparator. The main advantage of the proposed circuit which employs a novel preamplifier-latch comparator is the higher operating frequency feature in comparison with previous works. Because the comparator can work in voltage mode, the min/max structure can be redesigned either in voltage or current mode. The designed comparator is refreshed without any external clock. Therefore, it does not degrade the speed performance of proposed min/max structure. These features along with low power consumption qualify the proposed architecture to be widely used in high speed fuzzy logic controllers (FLCs). Post-layout simulation results confirm 3.4 GS/s comparison rate with 9-bit resolution for a 0.9 V peak-to-peak input signal range for the comparator and 800 MHz operating frequency for min/max circuit. The power consumption of whole structure is 912 μW from a 1.8 V power supply using TSMC 0.18-μm CMOS technology. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
8. Analysis and Design of a Precise Voltage Buffer.
- Author
-
Khaneshan, Tohid Moradi, Nematzade, Mojde, Hadidi, Khayrollah, and Khoei, Abdollah
- Subjects
ELECTRIC potential ,MONTE Carlo method ,HARMONIC distortion (Physics) ,ELECTRIC power consumption ,LINE drivers (Integrated circuits) ,COMPLEMENTARY metal oxide semiconductors - Abstract
An open loop voltage buffer with an exact unity gain using a positive local feedback technique with a conventional source follower is proposed. Stability of the buffer is determined by evaluating the location of the poles and zeros and its linearity is studied using Volterra series expansion. The proposed buffer is laid out in 0.35-μm standard CMOS technology. Post layout simulations demonstrate that the buffer gain is close to unity with less than 0.2% error. The power consumption is 10 mw from a 3.3 V power supply and the achieved total harmonic distortion is -78 dB for a 10 MHz input frequency. Also Monte-Carlo simulations are carried out to investigate effects of random mismatches on the circuit operation. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
9. A 80-MHz-to-410-MHz 16-Phases DLL Based on Improved Dead-Zone Open-Loop Phase Detector and Reduced-Gain Charge Pump.
- Author
-
Kazeminia, Sarang, Mowloodi, Sobhan Sofi, and Hadidi, Khayrollah
- Subjects
PULSE generators ,ON-chip charge pumps ,COMPLEMENTARY metal oxide semiconductors ,PHASE detectors ,ELECTRIC potential - Abstract
In this paper, a low jitter 16-phases delay locked loop (DLL) is proposed based on a simple and sensitive phase detector (PD). Dead-zone of the proposed PD is improved in compare to the conventional structures where the pulse generator postpones PD response and reduces the sensitivity. Also, the conventional structure of charge pumps is modified to inject small charge throughout the continuous outputs of PD. Smaller bias current is provided in charge pump via subtracting tail currents of intentionally mismatched di®erential pairs. Duty cycle of output di®erential phases is adjusted to around 50% using common mode setting strategy on delay elements. Simulation results confirm that DLL loop can provide 16-phases in frequency range of 80 to 410 MHz, consuming total power of 3.5 and 5.6mW, respectively. The dead-zone of PD is also reduced from 80 to 14 ps when the pulse generator section is eliminated. Also, RMS jitter of about 45 and 1.76 ps are obtained at 80 and 410 MHz, respectively, when the supply voltage is subject to around 40mV peak-to-peak noise disturbances. The proposed DLL can be implemented in less than 0.05mm² active area in a 0.18μm CMOS technology. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
10. A LOW POWER 13-BIT 50MS/s RECIRCULATING PIPELINE ANALOG TO DIGITAL CONVERTER.
- Author
-
ESMAILI, ARASH, BABAZADEH, HADISEH, HADIDI, KHAYROLLAH, and KHOEI, ABDOLLAH
- Subjects
ANALOG-to-digital converters ,COMPLEMENTARY metal oxide semiconductors ,SIGNAL-to-noise ratio ,SIMULATION methods & models ,ELECTRIC distortion ,DATA conversion ,COMPARATOR circuits - Abstract
A 13-bit analog-to-digital converter (ADC) is designed in 0.35 ¡im CMOS technology that reduces the power consumption through sharing the resources between pipeline stages. Using a dummy sample-and-hold (S/H) and recirculating concept the requirements for the first stage are relaxed and the design restrictions are resolved. This ADC does not use a dedicated S/H and reaches a speed of 50 MS/s. The design is tested with TSMC mixed-signal 0.35 /¿m technology and post layout simulations shows over 75 dB Signal-to-Noise and Distortion-Ratio (SNDR) and over 85 dB Spurious Free Dynamic Range (SFDR) at the Nyquist frequency. The designed chip occupies an area of 1.3 mm-0.7 mm and consumes 164 mW power at Nyquist from a 3.3 V supply. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
11. A Fully Programmable Analog CMOS Rational-Powered Membership Function Generator with Continuously Adjustable High Precision Parameters.
- Author
-
Moshfe, Sajjad, Hoseini, Pourya, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
ANALOG function generators ,COMPLEMENTARY metal oxide semiconductors ,CURRENT-mode circuits ,FUZZY logic ,GAUSSIAN function ,MONTE Carlo method - Abstract
This paper presents a novel structure for implementing rational-powered membership functions (RPMFs), which are the extended forms of triangular/trapezoidal membership functions and those functions which are generated by applying linguistic hedges. The hardware realization of an RPMF consists of a triangular membership function generator circuit followed by a rational-powered generator module (RPGM). A novel fully programmable compact triangular/trapezoidal/s-shaped/z-shaped membership function generator with the ability to continuously change parameters is presented which is compatible with the proposed RPGM. A new method is introduced to implement the RPGM based on the approximation of the function ' x' by the functions square and square-rooter which are simply implemented in a current-mode analog approach based on the translinear principle, which leads to a design that is simple, and has high accuracy and less hardware usage, with a resulting lower chip area and lower power consumption. The designed circuit was simulated by an HSPICE simulator with level 49 parameters (BSIM3v3), and the simulation results show that the maximum power consumption of the RPGM is 800 μW, while the maximum RMS error is 1.25 %. Finally, layouts of the circuits prepared using Cadence software are presented. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
12. A circuit implementation of an ultra high speed, low power analog fully programmable MFG.
- Author
-
Tohidi, Mohammad, Abolhasani, Alireza, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
ANALOG function generators ,ELECTRIC circuits ,RANDOM noise theory ,MIXED signal circuits ,COMPLEMENTARY metal oxide semiconductors ,COMPUTER simulation - Abstract
In this article, an analog fully programmable membership function generator (MFG) is presented. It is capable of generating Gaussian, Triangular and Trapezoidal shapes as well as S or Z shapes. For omitting noise disturbances, differential structures are utilized in input and output stages which are in voltage mode and current mode, respectively. In contrast with conventional MFGs which are controlled digitally or by mixed signal approaches, this structure is a fully programmable analog MFG. It is capable of modifying slope, position and height of output's current. The most distinguishing features of this MFG are its capability of generating ultra-high speed outputs reaching speeds as high as 200 MHz and consuming a very low amount of power. Due to the simple structure of this MFG, it consumes a small active area at the size of 20 μm × 30 μm. It is constructed of only 16 transistors. This MFG has been designed in 0.35 μm CMOS technology. The simulations have been done with Hspice using TSMC, BSIM3 (V3.1) model. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
13. Design of current-mode modular programmable analog CMOS FLC.
- Author
-
Soleimani, Mohammad, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
COMPLEMENTARY metal oxide semiconductors ,FUZZY logic ,FUZZY control systems ,INTEGRATED circuits ,ELECTRIC potential ,CURRENT-mode circuits - Abstract
One of the active areas of fuzzy logic applications is control systems. In this paper presents a proposed Fuzzy Logic Controller (FLC) chip utilized a novel Membership Function Circuit (MFC) which can be made programmable. This membership function features of large dynamic range, high current driving, high noise immunity and is simply tunable by setting some voltages on IC pins. Each input of controller has five membership functions and output has seven singletons. A new structure for Min/Max operators, and also, a new current-mode divider circuit with very small area, very low power consumption and high speed and accurate are presented, which are compatible to the proposed MFC, are also given. This controller is a general-purpose two-input one-output fuzzy controller that can be implemented in 0.08-mm2 in 0.35-μm CMOS technology (BSIM3v3). For general control tasks, input-output inference of FLC is voltage/voltage. The maximum delay in output of FLC is about 67-ns that correspond to 15-MFLIPS (Fuzzy Logic Inference per Second) and power consumption is 2.5-mW. [ABSTRACT FROM AUTHOR]
- Published
- 2014
- Full Text
- View/download PDF
14. An ANFIS based fuzzy controller for corner compensation.
- Author
-
Baradaranrezaeii, Ali, Khalilzadegan, Amin, Zarei, Mohammad, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
COMPLEMENTARY metal oxide semiconductors ,TRANSISTORS ,ANALOG function generators ,FUZZY systems ,ELECTRIC power ,COMPARATOR circuits - Abstract
As threshold voltage of CMOS transistors is the main parameter that takes effect from process variations, in this paper a novel method for corner detection is presented which senses the variations of fabrication process through threshold voltage of the devices. A new general purpose 2-input, 2-output, 25 rules, ANFIS based fuzzy controller is proposed to compensate the variations subsequently. In this controller novel structures are presented for each block including membership function generator, Min-Max selector and defuzzifier. As an application, bias points of comparators of a typical flash ADC are controlled through introduced system in order to compensate the process variation effects and minimizing total power consumption consequently. Due to differential structures used in the architecture of the blocks, major part of the power supply noise is rejected. The Hspice (level 49) simulation results are given using a generic 0.35 μm standard CMOS technology parameters and power supply of 3.3 V with total power consumption of 15.6 mW for 7.4 MFLIPS. Because of simple and symmetrical circuitry, layout of the proposed controller is very compact, about 410 μm × 210 μm. [ABSTRACT FROM AUTHOR]
- Published
- 2012
- Full Text
- View/download PDF
15. Circuit implementation of a fully programmable and continuously slope tunable triangular/trapezoidal membership function generator.
- Author
-
Khalilzadegan, Amin, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
FUNCTION generators (Electronic instruments) ,FUZZY control systems ,ANALOG-to-digital converters ,CURRENT mirrors ,COMPLEMENTARY metal oxide semiconductors ,SWITCHING circuits ,ELECTRIC potential - Abstract
In this article, a fully programmable membership function generator (MFG) is proposed. This MFG is capable of generating triangular, trapezoidal as well as both S-shaped and Z-shaped membership functions simultaneously. Utilizing a differential pair as an analog switch leads to relax the design of fuzzy systems control part. This MFG has the ability of adapting itself with various fuzzy controllers which produce different control voltage ranges. Unlike the available reported literatures, this MFG uses a new analog programmable current mirror (APCM) instead of digitally programmable current mirrors to adjust the slopes of membership functions. Extensive time domain simulations have been carried out using Hspice by level 49 parameters (BSIM3v3) in standard CMOS technology to validate the effective performance of the proposed MFG. [ABSTRACT FROM AUTHOR]
- Published
- 2012
- Full Text
- View/download PDF
16. A CMOS 3.2 Gb/s serial link transceiver, using a new PWAM scheme.
- Author
-
Ghaderi, Noushin, Hadidi, Khayrollah, and Khoei, Abdollah
- Subjects
COMPLEMENTARY metal oxide semiconductors ,HYPERLINKS ,TRANSMITTERS (Communication) ,MICROWAVE receivers ,ENERGY consumption ,MULTIPHASE flow ,SIGNAL processing - Abstract
In this article, a 3.2 Gb/s serial link transceiver, that can be implemented in 0.35 μm CMOS technology is presented. In this transceiver a new multi-level pulse-width-amplitude modulation technique is used. The symbol rate is reduced, while the minimum pulse width (PW) is increased considerably, using the proposed modulation. The PW is larger than the conventional NRZ data format, with PW of Tb, so the ISI will be improved. The multiphase output of a three stage ring oscillator VCO in the PLL is used to modulate and to demodulate the signal. A new charge pump circuit is also introduced to decrease the mismatch between up and down paths. The peak to peak jitter of recovered clock is 21 ps at 800 MHz. The recovered data has the peak to peak jitter of 51 ps. The transmitter and receiver power consumption is 220 and 35 mW, respectively. [ABSTRACT FROM AUTHOR]
- Published
- 2012
- Full Text
- View/download PDF
17. Fast-settling CMOS Op-Amp with improved DC-gain.
- Author
-
Dadashi, Ali, Sadrafshari, Shamin, Hadidi, Khayrollah, and Khoei, Abdollah
- Subjects
COMPLEMENTARY metal oxide semiconductors ,DIGITAL electronics ,OPERATIONAL amplifiers ,CONVERTERS (Electronics) ,BANDWIDTHS ,ELECTRONIC circuits - Abstract
In this paper a new operational amplifier is presented based on the conventional folded cascode Op-Amp structure. A new method of positive feedback is used to increase DC-gain. Contrary to conventional designs this method does not decrease the speed of the folded cascode Op-Amp in the closed loop configuration. Simplicity is the other advantage of the proposed Op-Amp in comparison with the conventional structures. In this method, DC-gain improves by adding only two devices to the folded cascode structure. The additional devices neither decrease the bandwidth nor increase the power consumption, to a great extent. Proposed structure has been simulated by HSPICE software using level 49 parameters ( BSIM3v3) in a typical 0.35 μm CMOS technology. HSPICE simulation confirms the theoretical estimated improvements. [ABSTRACT FROM AUTHOR]
- Published
- 2012
- Full Text
- View/download PDF
18. Circuit implementation of high-resolution rational-powered membership functions in standard CMOS technology.
- Author
-
Naderi, Ali, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
ELECTRIC circuit analysis ,ELECTRIC circuits ,ELECTRIC network analysis ,HIGH resolution spectroscopy ,COMPLEMENTARY metal oxide semiconductors ,DIGITAL electronics ,SYSTEM analysis - Abstract
This paper proposes the method to implement a general form of membership functions for fuzzy systems in CMOS technology. These membership functions are a general form of triangular types and those functions which are used in linguistic hedge fuzzy logic, hence can offer better performance in almost all applications. The comparison between the proposed method and previously reported works shows better performance in all parameters. Designed circuits to implement these types of membership functions are simulated using HSPICE by level 49 parameters (BSIM3v3) in 0.35 μm standard CMOS technology. Current mode realization of the circuits leads to simple and intuitive configurations. The Rational Power Generator Module (RPGM) generates powers with the resolution of 0.03125 and using seven programming bits. The simulation results of RPGM demonstrate a RMS error of 1.42% and a maximum power consumption of 1.05 mW. [ABSTRACT FROM AUTHOR]
- Published
- 2010
- Full Text
- View/download PDF
19. A novel open-loop high-speed CMOS sample-and-hold
- Author
-
Mousazadeh, Morteza, Hadidi, Khayrollah, and Khoei, Abdollah
- Subjects
- *
COMPLEMENTARY metal oxide semiconductors , *DIGITAL electronics , *LOGIC circuits , *ELECTRONIC systems - Abstract
Abstract: A new open-loop high-speed CMOS sample-and-hold is presented. Based on new method for further reduction of voltage-dependent charge injection, a new CMOS sample-and-hold was designed. Simulation results confirm the effectiveness of this method. Over 10dB improvement in signal-to-noise ratio, compared to the signal-to-noise ratio of conventional bottom plate sampling S/Hs was achieved with this method. A comparison between newly designed S/H and the bottom-plate sampling S/H is presented. [Copyright &y& Elsevier]
- Published
- 2008
- Full Text
- View/download PDF
20. A HIGH SPEED AND COMPACT MIXED-SIGNAL CMOS FUZZIFIER.
- Author
-
ESMAILI, ARASH, KHOEI, ABDOLLAH, and HADIDI, KHAYROLLAH
- Subjects
COMPLEMENTARY metal oxide semiconductors ,ELECTRONIC circuits ,COMPUTER simulation ,SIMULATION methods & models ,ELECTRONICS - Abstract
A novel high speed linear tunable transconductor suitable for analog and mixed-signal fuzzy circuits operating in current mode is proposed. Using this OTA, we construct a high speed fuzzifier and implement trapezoidal/triangular functions with all parameters (slope, width, and position) independently and continuously tunable, and excellent for low voltage applications. Computer simulations verify the performance of this circuit, showing high speed (up to 100 MHz) and a high support range (up to 2.5 V). [ABSTRACT FROM AUTHOR]
- Published
- 2006
- Full Text
- View/download PDF
21. Novel single-stage second-order structure for low-pass wide-band low-power continuous-time filters
- Author
-
Hadidi, Khayrollah, Eguchi, Keita, Ito, Mitsuyoshi, Sasaki, Masahiro, Oshima, Hiroyuki, and Khoei, Abdollah
- Subjects
- *
ELECTRIC filters , *ELECTRIC circuits , *VOLTAGE regulators , *COMPLEMENTARY metal oxide semiconductors - Abstract
Abstract: A novel single-stage second-order structure for Gm-C filters is presented. It allows ample reduction in hardware and thus power consumption. Moreover, due to exploiting otherwise parasitic poles, the structure allows much higher bandwidth than in conventional designs, be achieved. To verify effectiveness of new concept, and based on the new approach to implement second-order stages, a third-order and a fifth-order continuous-time low-pass filters were implemented. The filters fabricated in a CMOS process, achieved more than 430MHz, bandwidth and less than THD for a 400m 100MHz input signal. All these accomplished with a factor of about four reduction in hardware and power. The bandwidth, output voltage swing, and dynamic range are far larger than those of any other CMOS low-pass filters thus far reported, which have bandwidth higher than 100MHz. [Copyright &y& Elsevier]
- Published
- 2005
- Full Text
- View/download PDF
22. CMOS fuzzy logic controller supporting fractional polynomial membership functions.
- Author
-
Mokarram, Majid, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
- *
COMPLEMENTARY metal oxide semiconductors , *MEMBERSHIP functions (Fuzzy logic) , *FUZZY control systems , *FRACTIONAL calculus , *POLYNOMIALS , *PID controllers - Abstract
This paper presents a new Fuzzy Logic Controller (FLC) having the ability to support fractional polynomial membership functions. These functions are general forms of triangular and trapezoidal membership functions, and also those functions which are used in linguistic hedge FLC (LHFLC). A two-input, single-output Takagi–Sugeno–Kang (TSK) type 0 FLC is designed in 0.35 μm standard CMOS process. Analog realization of the circuit makes the design programmable and extendable, while having high speed and low power consumption. Also all the control signals and input signals are in voltage form and no need for digital programmability. Voltage mode realization of the circuits leads to a simple use of FLC with other circuits which are in voltage mode like sensors. Simulation results of the controller using HSPICE simulator and BSIM3v3 parameters, and comparing them with ideal results obtained from MATLAB software verify the functionality and performance of the design. [ABSTRACT FROM AUTHOR]
- Published
- 2015
- Full Text
- View/download PDF
23. A new high speed and low power four-quadrant CMOS analog multiplier in current mode
- Author
-
Naderi, Ali, Khoei, Abdollah, Hadidi, Khayrollah, and Ghasemzadeh, Hadi
- Subjects
- *
COMPLEMENTARY metal oxide semiconductors , *ANALOG multipliers , *ELECTRIC circuits , *ELECTRIC potential , *SIMULATION methods & models , *ENERGY consumption - Abstract
Abstract: In this paper a new CMOS current-mode four-quadrant analog multiplier and divider circuit based on squarer circuit is proposed. The dual translinear loop is the basic building block in realization scheme. Supply voltage is 3.3V. The major advantages of this multiplier are high speed, low power, high linearity and less dc offset error. The circuit is designed and simulated using HSPICE simulator by level 49 parameters (BSIM3v3) in standard CMOS technology. The simulation results of analog multiplier demonstrate a linearity error of 1.1%, a THD of 0.97% in 1MHz, a bandwidth of 41.8MHz and a maximum power consumption of 0.34mW. [Copyright &y& Elsevier]
- Published
- 2009
- Full Text
- View/download PDF
24. A novel adaptive fully-differential GM-C filter, tuneable with a CMOS fuzzy logic controller for automatic channel equalization after digital transmissions
- Author
-
Aliparast, Peiman, Khoei, Abdollah, and Hadidi, Khayrollah
- Subjects
- *
COMPLEMENTARY metal oxide semiconductors , *FUZZY systems , *PROGRAMMABLE logic devices , *ELECTRIC filters - Abstract
Abstract: In this paper, an equalizer chip for digital communication channel is presented. The proposed system can equalize the CAT5e UTP cable from 20 to 400m with a 30MHz bandwidth. A novel structure has been used to realize GM-C filter. It uses only one GM-cell stage in contrast of conventional structures. This technique leads to improvement excess-phase, area and power consumption. An intelligent fuzzy controller tunes this filter. It changes the filter parameters based on reference eye pattern to achieve the best tuning for the filter. Layout of all circuits has been done in standard CMOS process. Total power consumption, area and power supply are 29.3mW, and 3.3V. [Copyright &y& Elsevier]
- Published
- 2009
- Full Text
- View/download PDF
Catalog
Discovery Service for Jio Institute Digital Library
For full access to our library's resources, please sign in.