Search

Discrete space vector modulation (DSVM) is employed to synthesize large number of voltage vectors (VVs) to improve the steady-state performance of predictive torque control (PTC). However, enumerating all the VVs in the prediction process increases the computation load of the motor drive. To address this issue, this article proposes a unidirectional VV preselection (UVVP) method for optimizing the performance of DSVM-based PTC of ac motors. The proposed UVVP method divides both voltage space vector diagram (VSVD) and flux space trajectory into twelve 30° based sectors to reduce the impact of candidate VVs with negative effects. At each flux position, the UVVP strategy can restrict the nearest candidate VVs in the 30° based VSVD region within the circular flux trajectory. This is achieved by using the speed direction to avoid the candidate VVs, which are in the same flux sector for reverse flux rotation, hence resulting in significant flux and torque ripple reduction. The main benefit of the proposed method is its simplicity since it only requires the flux sector and speed information as well as it can generate the VV enumerations online while ensuring the reduction of computation burden. [ABSTRACT FROM AUTHOR]

Three-level neutral-point-clamped (3L-NPC) voltage source inverters are widely used in many low- and medium-power applications. However, the 3L-NPC inverter has an inheritance issue of the neutral-point (NP) voltage unbalancing due to the deviation of dc-link capacitor voltages causing distortions for the output waveform quality. Generally, discontinuous pulsewidth modulation (DPWM) is used to diminish the stress on power transistors and prolong their lifespan, however; it is not capable of solving the issue of NP voltage unbalancing. Therefore, this article proposes a simple voltage balancing control based on DPWM with a hysteresis NP voltage band. The balancing control method is only activated once the capacitance voltage error exceeds the hysteresis band by generating a momentary offset on the opposite direction of the DPWM offset. In this way, both top and bottom capacitance voltages will converge within a predefined error band. Various hysteresis error bands are investigated by analyzing the power losses, total harmonic distortions, and common mode voltage. The advantages of this proposed method are its simplicity and ease of control while maintaining the features of DPWM. The effectiveness of the proposed method is validated using simulation and experimental results. [ABSTRACT FROM AUTHOR]

Switched-capacitor-based multilevel inverters have been gaining increasing attention in recent years in view of their voltage-boosting capability and capacitor self-balancing properties. However, the existing topologies, which comprise frontend switched-capacitor cells and a backend H-bridge, result in longer discharging duration in some of their switched-capacitors. In addition, the adoption of backend H-bridge introduces common-mode voltage and necessitates multiple dc sources for voltage level extension. To resolve these problems, this article proposes a novel topology comprises a T-type inverter and n cascaded switched-capacitor cells. It requires only a single dc source and it manages to mitigate the common-mode voltage by connecting the neutral of ac output to the mid-point of dc link. All switched-capacitors in the proposed topology are ensured to be charged for at least half of the fundamental period to alleviate the capacitor voltage ripples and current spikes. The operation of the proposed topology is analyzed and experimental results are presented for validation. [ABSTRACT FROM AUTHOR]

Constant frequency torque controller-based direct torque control (CFTC-DTC) is emerging as a powerful control strategy for a high-performance control of alternating-current motor drives. Compared to DTC, the CFTC-DTC has less torque and flux ripples with a fixed switching frequency. Nevertheless, it has a limitation of the torque-loop bandwidth, as it uses the sampling frequency from a digital signal processor to generate a triangular-based carrier. The switching frequency of the control system is determined by the carrier frequency of the CFTC. The frequency limitation of CFTC leads to sector-flux droop, which causes a distortion in the motor phase current and aggravation in the torque and speed waveforms at low speed regions. In this article, we propose a modification of the frequency carriers of the CFTC-DTC of induction motors to increase the switching frequency and torque loop bandwidth by replacing the triangular-carrier-based waveform with a ramp-carrier-based waveform. The proposed method is verified by simulation and experimental results showing its excellent performances in steady- and transient-state operations. [ABSTRACT FROM AUTHOR]

In this article, a simple overmodulation method is proposed for achieving fast direct torque control with a constant torque-switching controller (CTSR-DTC) in induction machines. The conventional overmodulation method applied to CTSR-DTC focuses on attaining and maintaining the voltage vector with the largest tangential component to the locus of the stator flux. The selected voltage vector is held during the transient state and fed into the switching table. Nevertheless, unlike a classical DTC, the CTSR activates both zero- and active-voltage vectors owing to the nature of its operation. As a result, the optimized active voltage during an overmodulation cannot be maintained throughout the complete torque transient owing to an interruption by the zero-voltage vectors. To overcome this problem, the proposed method modifies the CTSR output to eliminate the zero-voltage vectors only during a transient state. Consequently, a full exploitation of the overmodulation is achieved, and hence an excellent torque dynamic response can be obtained when torque is demanded. Simulation and experimental results are provided to validate the effectiveness of the proposed overmodulation strategy. [ABSTRACT FROM AUTHOR]

This paper proposes the predictive control with the discrete space-vector modulation (DSVM) for Vienna rectifier connecting to the permanent magnet synchronous generator (PMSG) of the wind turbine system (WTS). Since Vienna rectifier has the special operation principle, Vienna rectifier generates only the feasible eight voltage vectors, which can be a candidate vector for the predictive control, depending on the sign of the input currents. In the proposed predictive control, the feasible voltage vectors are extended from 8 to 19 consisting the 8 original voltage vectors and 11 virtual voltage vectors by using the DSVM for improving the current quality related to the torque ripple, vibration, and noise, and the neutral-point voltage balance with low voltage ripple is guaranteed by using the offset value calculated based on the model of two dc-link capacitors in Vienna rectifier. The scheme for reducing calculation burden is applied in selecting the candidate vector. In addition, the limited operation range for the maximum torque per ampere control of PMSG connected to Vienna rectifier is analyzed. The performance of the proposed predictive control with DSVM for Vienna rectifier with PMSGs is verified in simulation and experiment. [ABSTRACT FROM AUTHOR]

The integration of switched-capacitor techniques into multilevel inverters (MLIs) with a dc source string contributes to the boosting of voltage gain, renders it particularly attractive in reducing the number of input dc sources in the series string. However, the recent two-stage MLI topologies suffer from high voltage stress across the backend H-bridge. Addressing this concern, an improved topology, namely the one-switched-capacitor integrated MLI (1SCI-MLI) is proposed in this paper. An extended topology of 1SC-MLI is also established by appropriate incorporation of another switched-capacitor circuit. The two proposed topologies are endowed with voltage boosting capability. They also feature low switch count and low number of dc sources. More importantly, they resolve the high voltage stress problem in the existing counterparts. Their corresponding operational analysis and comparisons with recent MLI topologies are discussed. Simulation and experimental results from a laboratory prototype are presented to validate the effectiveness of the proposed topologies. [ABSTRACT FROM AUTHOR]

The conventional three-level active-neutral-point-clamped (ANPC) inverter requires high dc-link voltage at least twice the peak of ac output. To reduce the dc-link voltage, a recent topology that enhanced the voltage gain from half to unity has been presented. In this letter, an alternative ANPC topology is established by using two T-type inverters. Two floating capacitors with self-voltage balancing capability are integrated to achieve a voltage-boosting gain of 1.5. In addition, the proposed topology is capable of generating seven voltage levels. Its operation is validated through circuit analysis followed by experimental results of a prototype. [ABSTRACT FROM AUTHOR]

This paper proposes the new clamping angle control (CAC) pulse width modulation (PWM) method to restore its maximum linear modulation range of voltage source inverters (VSIs) reduced by the duty ratio limitation in hardware implementation, which makes the VSIs to operate nonlinearly in the high modulation range. The deadtime and the bootstrap gate driver circuit mainly cause this duty ratio limitation in practice. In particular, the bootstrap gate driver circuit is used in many industrial applications by avoiding the additional power supply to apply the gate-source voltage of power switches, and therefore making the VSIs to be small size with the low cost. First, the proposed CACPWM method is theoretically analyzed. Then, it is applied in the high modulation range to overcome the limitation of the duty ratio due to the use of the bootstrap gate driver circuit. Thereafter, its practical effectiveness is verified by both simulation and experimental tests. Also, the resulting harmonic distortions are compared with those by the conventional PWM methods. [ABSTRACT FROM AUTHOR]

This paper proposes an improved offset selection method for discontinuous-pulse-width-modulation (DPWM)-based back-to-back converters to reduce dc-link current ripple. DPWM is introduced to power converters to diminish the stress on power transistors and prolong their lifespan. However, when using the DPWM method, the dc-link current ripple is increased in nonswitching regions of the power transistors. Moreover, in DPWM-based back-to-back converters, the dc-link current ripple reaches its maximum when the two transistors of both inverters are clamped in opposite directions. Therefore, the dc-link capacitors endure more stress, resulting in decreased life duration. To overcome this issue, the switching method should consider the clamping periods, when the current ripple increases. This can be achieved by modifying the DPWM offset, so that the clamping states of both converters are matched. The effectiveness of the proposed method is confirmed by both simulation and experimental results. [ABSTRACT FROM PUBLISHER]

The nongenerative-boost type rectifier, which is called the Vienna rectifier, is advantageous in terms of efficiency and current total harmonic distortion. Therefore, the Vienna rectifier is used in grid-connected applications such as telecommunication systems and wind turbine systems. Owing to the structural characteristics of the Vienna rectifier, various switching methods exist. Among these methods, a carrier-based discontinuous pulse-width modulation (CB-DPWM) method guarantees high efficiency compared to continuous pulse-width modulation methods; moreover, it is simple compared to a DPWM method based on space vectors. In this paper, the performance of the CB-DPWM method, its applicable region depending on the power factor and modulation index (Ma ), and its efficiency are analyzed in detail. Then, based on the analysis, a neutral-point voltage balancing method for the CB-DPWM method is proposed. The effectiveness and performance of the proposed neutral-point voltage balancing method are verified by simulation and experiment. [ABSTRACT FROM AUTHOR]

A three-level converter is used as the power converters of wind turbine systems because of their advantages such as low-current total harmonic distortion, high efficiency, and low collector–emitter voltage. Interior permanent magnet synchronous generators (IPMSGs) have been chosen as the generator in wind turbine systems owing to their advantages of size and efficiency. In wind turbine systems consisting of the three-level converter and the IPMSG, fault-tolerant controls for an open-circuit fault of switches should be implemented to improve reliability. This paper focuses on the open-circuit fault of outer switches (Sx1 and Sx4) in three-level rectifiers (both neutral-point clamped and T-type) that are connected to the IPMSG. In addition, the effects of Sx1 and Sx4 open-circuit faults are analyzed, and based on this analysis, a tolerant control is proposed. The proposed tolerant control maintains normal operation with sinusoidal currents under the open-circuit fault of outer switches by adding a compensation value to the reference voltages. The effectiveness and performance of the proposed tolerant control are verified by simulation and experiment. [ABSTRACT FROM AUTHOR]

The Vienna rectifier, which is a nongenerative-boost type rectifier, is used in many applications such as telecommunication systems and wind turbine systems. The Vienna rectifier has a special operating requirement. Many switching methods considering this requirement were proposed. These methods generally take into account the Vienna rectifier's operation with the unity power factor because the Vienna rectifier aims to provide the power to the load. However, as the applications for the Vienna rectifier are diversified, control requirements have been suggested, including the dc-link voltage balance control and the novel control under severely unbalanced grids. In this paper, we propose a carrier-based pulse-width modulation (CB-PWM) method for Vienna rectifier operation with a variable power factor. The proposed CB-PWM method adds the compensation voltage to the three-phase reference voltages, depending on the power factor, to maintain the sinusoidal input currents of the Vienna rectifier. The performance and effectiveness of the proposed CB-PWM method are verified by simulation and experiment. [ABSTRACT FROM AUTHOR]

This paper presents a control scheme for the dynamic performance improvement of an AC/DC converter using the model predictive direct power control (MPDPC) with a duty cycle. In the MPDPC, the active and reactive power is simultaneously controlled with a single cost function. If either of the two control targets has a large power variation, the control weight is concentrated on one side, which causes mutual interference. Because of such mutual interference, the control dynamics of the AC/DC converter deteriorates. Due to the control weight being concentrated on one side using the single cost function, even if the control dynamics of the other side decreases, the dynamic performance of the system is improved by reconfiguring the cost function that has the weighting factor to minimize the decline of the system dynamics that is caused by the mutual interference. The effectiveness of the proposed control scheme is verified by comparing its results with those of the conventional MPDPC. The results are obtained through the simulations and experiments. [ABSTRACT FROM PUBLISHER]

Three-level topologies are widely used in back-to-back converters of wind turbine generation (WTG) systems. In comparison with a conventional two-level topology, three-level topologies have more advantages, particularly for the high power. Neutral-point clamped (NPC) and T-type are typical three-level topologies. An open-switch fault of a three-level rectifier that is connected to a permanent-magnet synchronous generator (PMSG) leads to the current distortion and torque vibration in WTG systems. Furthermore, WTG systems can break down in the worst case. Therefore, a tolerance control for open-switch faults is required to improve the reliability of WTG systems. WTG systems by applying the tolerance control can be stopped safely and prevent additional problems. Depending on the situation, it can keep the operation of WTG systems under open-switch fault. The effects of outer open-switch faults of three-level rectifiers are analyzed by considering PMSG specifications in this paper. Moreover, a tolerance control for outer open-switch faults of the NPC and T-type three-level rectifiers are proposed with existing tolerance controls for inner open-switch faults. The proposed tolerance control is to inject the exact $d$-axis current value to eliminate current distortion. The simulation and experiment are conducted to prove the feasibility of the proposed tolerance control and to identify its performance. [ABSTRACT FROM PUBLISHER]

In wind turbine generation (WTG) systems, a back-to-back converter with a neutral-point-clamped (NPC) topology is widely used because this topology has more advantages than a conventional two-level topology, particularly when operating at high power. There are 12 switches in the NPC topology. An open-switch fault in the NPC rectifier of the back-to-back converter leads to the distortion of the input current and torque vibration in the system. Additionally, an open-switch fault in the NPC inverter of the back-to-back converter causes the distortion of the output current. Furthermore, the WTG system can break down in the worst case scenario. To improve the reliability of WTG systems, an open-switch fault detection method for back-to-back converters using the NPC topology is required. This study analyzes effects of inner and outer open-switch faults of the NPC rectifier and inverter and describes a novel open-switch fault detection method for all possible open-switch faults in the back-to-back converter. [ABSTRACT FROM AUTHOR]

This article proposes a dynamic characteristic improvement of phase-shift full-bridge center-tapped (PSFB-CT) converter using a model predictive control (MPC) method. The PSFB-CT converter is widely used for low-voltage dc–dc converters in electric vehicles. In general, its output voltage is a control object which is usually controlled using a proportional–integral control-based output voltage controller and current controller. However, it has a disadvantage such as undesirable dynamic characteristic of the PSFB-CT converter and the necessity of gain tuning. Especially, if the gain of the PI control is increased to improve the dynamic characteristic of the PSFB-CT converter, an overshoot of the output voltage can occur. In this article, the advanced voltage control using the MPC method is proposed to improve the dynamic characteristic of the PSFB-CT converter without overshoot of the output voltage. As a result, the proposed method has advantages with not only fast dynamic characteristic but also robustness from a sudden change of load impedance. The effectiveness of the proposed MPC method was proved by the simulation and experimental results. [ABSTRACT FROM AUTHOR]

Open- and short-circuit faults are the most severe issues that affect the stability and reliability of power conversion systems. The space vector modulation (SVM) technique is widely used to control power converters. However, conventional SVM is incapable of controlling the system effectively when such faults occur. Considering these, this article proposes a modified SVM that is capable of tolerating the extreme cases of faults (including multi open-/short-circuit faults) simultaneously. An innovative fault tolerance method is proposed to tolerate multifaults in hybrid active neutral point converters (HANPCs). Furthermore, new voltage reference signals are created in addition to calculating voltage offset and inserting modified switching sequences. A descriptive performance analysis of the modified SVM technique is applied under healthy and faulty conditions. Correspondingly, the effects of the total harmonic distortion of the system performance are also highlighted and explained. The results reveal that the proposed control strategy can effectively maintain healthy and safe operation under faulty conditions without the need for additional parts or alteration of the topology configuration. In addition, the proposed method can be applied to HANPCs without special requirements to withstand high voltage levels. The effectiveness of the proposed method is verified by simulation and experimental results. [ABSTRACT FROM AUTHOR]

This article proposes a method to eliminate abnormal output voltages generated in three-level hybrid active neutral-point clamped (ANPC) inverters. The hybrid ANPC inverter is a topology in which silicon (Si) devices are replaced with silicon-carbide (SiC) devices in part from the conventional ANPC topology. The hybrid ANPC inverters have the advantages of high switching frequency and low power switching loss due to the SiC devices. In this hybrid ANPC inverter, abnormal output voltages occur when the polarity of the output pole voltage is changed from positive to negative. The cause of the abnormal voltages is the switching time difference between the Si and SiC devices, and it is various from a few nanoseconds to a few microseconds. These abnormal output voltages need to be eliminated as it leads to degraded output power quality in the hybrid ANPC inverters. The proposed switching method effectively eliminates the abnormal output voltages and reduces output current distortion. The performance of the proposed method is verified using a prototype of the new three-level hybrid ANPC inverter type through both simulations and experiments. [ABSTRACT FROM AUTHOR]

This article presents a dc-link capacitor lifetime improvement method for three-level photovoltaic hybrid active neutral-point clamped inverters in full modulation index range. The capacitors are one of the components with vulnerable reliability in a power conversion system. The dc-link capacitor current ripples lead to temperature rise and wear-out failure of the capacitors. The accumulated thermo-mechanical damages from the temperature rise reduce the capacitor lifetime and reliability of the system. The proposed modulation method suppresses effectively the dc-link capacitor current ripple to improve the capacitor lifetime. In this article, the proposed method is discussed via a comparison with conventional space-vector pulsewidth modulation in full modulation index range. The modulation index range is divided into two regions, namely medium-vector modulation and hybrid modulation region. The capacitor lifetime is evaluated by the capacitor lifetime model according to the modulation methods and modulation regions. The effectiveness of the proposed modulation method is verified through simulation and experimental results. [ABSTRACT FROM AUTHOR]

Conventional active-neutral-point-clamped (ANPC) inverters exhibit low voltage gain that inherently leads to a high dc-link voltage requirement. An improved ANPC inverter that is capable of generating five voltage levels has recently reduced the dc-link voltage twofold to achieve unity gain. This led to the development of a single-stage dc–ac power converter with no frontend boost dc–dc converter. This article proposes novel ANPC inverters capable of unity or boosted voltage gain while generating higher voltage levels. The first topology can provide a voltage gain of 1.5 and extends the number of levels to seven by incorporating only one additional switch. The topology can also be extended by adding three switches and one floating capacitor to generate nine levels with unity voltage gain, or 11 levels with a voltage gain of 2.5. The proposed ANPC inverters and their operations are comprehensively discussed. Experimental results are provided to validate the feasibility of the proposed ANPC inverters. [ABSTRACT FROM AUTHOR]

This paper presents an improved rotating restart method for a sensorless permanent magnet synchronous motor (PMSM) drive system using repetitive zero voltage vectors. To restart the sensorless PMSM drive system, a method for estimating initial rotor position and speed is required due to the absence of sensors such as encoders and resolvers. The rotor position and speed can be estimated using the short-circuit current vectors generated by applying zero voltage vectors. However, the estimated rotor position and speed can be inaccurate. The inaccurate rotor position that causes the current is distorted by the back-electromotive force of the PMSM, and it is impossible to precisely control the system. Therefore, an improved rotating restart method for the sensorless PMSM drive system using repetitive zero voltage vectors is proposed. The effectiveness of the proposed method is verified through simulation and experimental results using a 5-kW PMSM drive system. [ABSTRACT FROM AUTHOR]

In this paper, two simple control methods are proposed for improving direct torque control (DTC) with a constant frequency torque controller (CFTC-DTC) in induction machines. The CFTC-DTC was initially introduced to reduce torque ripple and achieve constant switching frequency in inverters. However, when compared to the original DTC, the CFTC-DTC algorithm suffers from slow torque dynamic response owing to the selection of zero-voltage vectors during torque transient. In addition, when the motor operates at low speed, flux droop occurs at sector transitions, which leads to undesirable current distortions. The problem of flux droop occurs because of short-duty voltage cycles and small radial voltage components at low speeds. This paper has two main contributions—to eliminate zero-voltage vectors during torque dynamics in order to establish a fast torque response in the transient state, and to minimize the flux droop at the sector transitions by applying another triangular carrier and modifying the torque output in order to increase the duty voltage cycles at low motor speeds. A detailed analysis of the problems and proposed methods is presented. Experimental results are provided to validate the effectiveness of both proposed methods. [ABSTRACT FROM AUTHOR]

This paper proposes advanced speed control for a five-leg voltage source inverter (FLVSI) that drives the dual three-phase induction motor system used in industrial manufacturing processes. The advanced speed control method consists of two controllers: 1) The first is a slip controller that satisfies the application requirement, i.e., to control the mechanical speed of two motors equally regardless of the load condition. 2) The second is an angle controller that satisfies the FLVSI requirement, i.e., to control the phase angle difference between the two motors for minimizing the common leg current because the common leg current can be twice higher than other leg's current depending on the operation condition of the dual motor. Stability analysis of the two controllers under advanced speed control is implemented, and the whole performance of the advanced speed control for the FLVSI-fed dual-motor drive system is shown to identify its feasibility through the experimental results. [ABSTRACT FROM AUTHOR]

This paper proposes a deadbeat finite set model predictive current control based on discrete space vector modulation (DSVM) in order to achieve robust characteristics from the grid impedance variation while guaranteeing high performance of output current waveforms and a fixed switching frequency. The proposed DSVM strategy enables to obtain a large number of virtual voltage vectors without complex initialization process or lookup table, which are the drawbacks of the conventional DSVM strategies. A deadbeat technique was adopted to minimize the number of candidate voltage vectors considered in the cost function in order to avoid the high computational burden caused by considering all voltage vectors. The simulation and experimental results were presented to verify the effectiveness and performance of the proposed method using a two-level grid-connected voltage source inverter. [ABSTRACT FROM AUTHOR]

This paper proposes a novel discontinuous pulse-width modulation (DPWM) method to reduce the current harmonics and improve the system efficiency for a single-phase three-level neutral-point clamped inverter. In single-phase inverters, the unipolar pulse-width modulation (UP-PWM) method is commonly used. However, this method has the disadvantage of power losses due to numerous switching operations. Conventional DPWM methods reduce the power losses and improve efficiency but increase the current total harmonic distortion (THD). To overcome these weaknesses, this paper proposes a hybrid DPWM switching method combining two PWM methods: the UP-PWM method and the conventional DPWM method called one-pole clamped PWM method. Since the proposed DPWM method offers all the advantages of both PWM methods, the optimal performance—with regard to the power losses and current THD—is obtained. The combination of two PWM methods is investigated by analyzing the power losses and current THD. Based on the analysis, the process determining the optimal operating condition is introduced. The effectiveness of the proposed DPWM method is demonstrated through simulations and experiments. [ABSTRACT FROM AUTHOR]

To increase the fault tolerance for cascaded H-bridge multilevel inverters (CHMIs) based on level-shifted pulse width modulation (LS-PWM), a modified LS-PWM method is proposed for the inverters operating under faulty conditions. To cover both open- and short-device fault cases, two types of switching scheme are included in this PWM method. With this PWM method, the neutral shift can be applied as fault-tolerant control for CHMIs based on LS-PWM. Finally, three-phase-balanced line-to-line voltages and currents with minimum harmonic distortion are produced for the inverter with disabled power cells. In addition, this LS-PWM method has the capability to improve power distribution among the H-bridge power cells under the faulty conditions. Simulation and experimental results show that the proposed PWM method performs satisfactorily to achieve fault tolerance. [ABSTRACT FROM AUTHOR]

This paper proposes a predictive control algorithm that includes conduction-mode detection for power factor correction (PFC) converter. In PFC converters, the line current is usually distorted because of the characteristics of the proportional-integral (PI) current controller. To improve the quality of the current, the PI current controller requires additional circuits or algorithms. However, because of the optimal duty cycle determined by estimating the next-state current in both the continuous-conduction mode and the discontinuous-conduction mode, the proposed predictive control method has a fast dynamic response and accuracy compared to the PI current-control method. Moreover, the proposed algorithm can detect the conduction mode without any additional circuitry or mode-detection algorithm using the characteristic of the optimal duty cycle calculated by the predictive control. These advantages of the proposed algorithm improve the quality of the line current for PFC converters. We verify the proposed method by performing experiment using a 1.5-kW PFC converter. [ABSTRACT FROM PUBLISHER]

A new pulsewidth modulation (PWM) strategy which is an alternative approach of the discontinuous PWM (DPWM) for a three-level neutral-point-clamped (NPC) inverter is proposed in this paper. A three-level NPC inverter is completely mature and very well-established topology in high-power applications. However, the three-level NPC inverter has an inheritance problem of the neutral-point voltage unbalancing due to the split dc-link capacitors. This structure can cause large neutral-point voltage ripple. Furthermore, output currents of the three-level NPC inverter are distorted by the neutral-point voltage ripple. Therefore, the neutral-point voltage must be controlled. In this paper, a new DPWM method using two different offsets for the neutral-point ripple reduction is proposed and the effectiveness of the proposed DPWM method is verified by using the simulation and the experimental results. [ABSTRACT FROM PUBLISHER]

Multilevel rectifier topologies are commonly used in wide-power range applications. The T-type rectifier topology, which is a three-level topology, has an advantage in terms of efficiency compared to a neutral-point clamped (NPC)-type topology. In applications using the T-type rectifier topology, improving reliability has gained increased attention recently. A tolerance control for T-type rectifiers is necessary to improve the reliability of applications. When an open fault of switches connected to the neutral-point occurs, the NPC-type rectifier cannot restore distorted input currents, on the other hand, the T-type rectifier can eliminate the input current distortion completely. In this paper, we report two studies: 1) a three-level switching-oriented tolerance control, which is advantageous in terms of efficiency, for the Sx2 and Sx3 open-switch faults of the T-type rectifier and 2) comparison of the proposed tolerance control with two existing tolerance controls. In particular, the current total harmonic distortion, dc-link voltage ripple, and switch losses of these tolerance controls are analyzed by using simulation and experimental results. [ABSTRACT FROM AUTHOR]

The centralized topology with three-level inverters are widely used in photovoltaic (PV) systems due to their less installation costs and complexity. However, the common maximum power point tracking (MPPT) is a disadvantage of the centralized topology particularly under the partial shading and panel mismatch conditions. In this system, if PV modules are separately connected to the split capacitor voltage, the MPPT efficiency can be improved by the proposed control strategy. By the proposed method, the two capacitor voltages can be controlled asymmetrically to perform the separate MPPTs of each PV module connected to separate capacitors. The outputs can be generated without distortion even if two capacitors are asymmetrically regulated. Simulation and experimental results verify the validity and feasibility of the proposed methods. [ABSTRACT FROM PUBLISHER]

This paper proposes a method to reduce the low-frequency neutral-point voltage oscillations. The neutral-point voltage oscillations are considerably reduced by adding a time offset to the three-phase turn-on times. The proper time offset is simply calculated considering the phase currents and dwell time of small- and medium-voltage vectors. However, if the power factor is lower, there is a limitation to eliminate neutral-point oscillations. In this case, the proposed method can be improved by changing the switching sequence properly. Additionally, a method for neutral-point voltage balancing is also proposed. The change in switching frequency by the proposed method and its effects on the outputs are negligible. Simulation and experimental results verify the validity and feasibility of the proposed strategy. [ABSTRACT FROM PUBLISHER]

This paper proposes a new modulation strategy that balances the neutral-point voltage for three-level neutral-clamped inverter systems. The proposed modulation replaces the P-type or N-type small switching states with other switching states that do not affect the neutral-point voltage. The zero and medium switching states are employed to help the neutral-point voltage balancing. This method little bit increases the switching events and output total harmonic distortion. However, this method has a strong balancing ability at all regions. Further, it is very simple to implement in both space vector modulation and carrier-based PWM methods. Simulation and experimental results verify the validity and feasibility of the proposed new modulation strategy [ABSTRACT FROM AUTHOR]

The emerging switched-capacitor-based multilevel inverters offer interesting merits such as self-balancing of capacitor voltages and boosting of voltage gain. While the switched capacitors (SCs) in these topologies are charged in parallel with the dc source, severe current spikes issue is inevitable, rendering them impractical at high power. This article proposes a novel switched-capacitor-based T-type inverter that mitigates the current spikes by enabling soft charging for its integrated SCs, where both SC in the topological structure charges through a dedicated circuit comprises of an inductor and two switches. The proposed topology is capable of five-level ac voltage generation and when compared to a classical T-type/ANPC (active neutral-point-clamped) inverter, it achieves higher dc-link voltage utilization since its maximum attainable voltage gain is doubled. Theoretical findings of the proposed topology are validated by both the simulation and experimental results. [ABSTRACT FROM AUTHOR]

This article presents a novel cascaded multilevel inverter as an alternative to the cascaded H-bridge (CHB). By adopting two H-bridges integrated with two inductors and two power switches, the proposed topology is able to generate a five-level voltage with merely a single dc source. Voltage-boosting capability is guaranteed despite its single-stage operation. A corresponding modulation technique is also established to charge the boost inductors with a constant duty-cycle while simultaneously generating a five-level ac voltage. Therefore, the proposed topology outperforms the CHB in reducing the isolated dc source count, enhancing the voltage gain, and lowering the dc source voltage magnitude. In addition, the modularity is preserved, where the proposed topology can be extended by cascading multiple modules. The operation and feasibility of the proposed cascaded multilevel inverter is analyzed and validated through simulation and experimental results. [ABSTRACT FROM AUTHOR]

The switched-capacitor-based cascaded multilevel inverters (CMI) have been emerging due to their voltage boosting capability. Unfortunately, they suffer from impulse charging current and nonuniform operation. This article presents a topology termed as dual-T-type five-level CMI to resolve these problems without compromising the desirable voltage boosting characteristic. The main idea is to integrate a half bridge and an inductor to soft charge a capacitor that is connected in series with the dc source. The capacitor enables the voltage gain boosted to two, while the control of eight power switches that constitutes a dual-T structure enables five voltage levels generation. In addition, uniform operation is achieved for cascaded extensions. The operating principle of the proposed topology is analyzed and elaborated. For validation, simulation, and experimental results of a prototype are presented. [ABSTRACT FROM AUTHOR]

This paper proposes a new family of multilevel inverter topology that is able to generate seven voltage levels by utilizing one or two floating capacitors and 10 power switches. This novel boost switched-capacitor seven-level inverter possesses voltage boosting capability with an achievable maximum voltage level 1.5 times the input direct current (dc) voltage. The generation of higher output voltage does not incur high-voltage stress on any power switch in this topology, as the peak inverse voltages of all power switches do not exceed the input source voltage. In addition, capacitor voltage balancing is not essential since the floating capacitors are effectively balanced during the charging and discharging processes. Furthermore, the proposed topology eliminates the need for multiple isolated dc sources, and a single dc source is sufficient in both its single-phase and three-phase topologies. The operating principle and steady-state analysis of the proposed topology are elaborated. Experimental results from a single-phase prototype are then presented to verify the validity of the proposed topology. [ABSTRACT FROM AUTHOR]

A modular multilevel converter (MMC) is regarded as a promising topology in high-voltage direct current systems. However, the MMC consists of numerous submodules (SMs) and switching devices, which lead to a considerable switching loss, and increased cost and size of the heat sink. To mitigate these issues, this paper presents a novel modulation method composed of fundamental frequency modulation (FFM) and multicarrier-based sinusoidal pulsewidth modulation schemes. The main purpose of this modulation method is the reduction of switching loss while maintaining good harmonic performance. However, the FFM scheme leads to the unbalanced capacitor voltage of each SM in the MMC. Accordingly, this paper additionally proposes the rotation method and selective voltage balancing control for SMs to ensure effective performance of the method. Simulation and experimental results verify the effectiveness and performance of the proposed modulation scheme through switching loss and spectral analyses. [ABSTRACT FROM AUTHOR]

This paper analyzes the combination in a cascaded H-bridge multilevel inverter (CHBI) based on transformers with the different turn ratios for increasing the voltage level and proposes the switching method for achieving the output voltage distribution among H-bridge cells (HBCs). The transformers used in this paper are connected to the output of the respective HBCs, and the secondary sides of all the transformers are connected in series for generating the final output voltage. Only one of the transformers, in particular, has a different turn ratio for increasing the output voltage level. In this paper, the possible turn ratio of the special transformer with a different turn ratio is discussed in detail, and a switching method based on the level-shifted switching method for the topology used in this paper is proposed. To verify the effectiveness of the proposed method, a three-phase 21-level CHBI is experimentally tested. [ABSTRACT FROM PUBLISHER]

This paper presents an open-circuit fault detection method for a grid-connected neutral-point clamped (NPC) inverter system. Further, a fault-tolerant control method under an open-circuit fault in clamping diodes is proposed. Under the grid-connected condition, it is impossible to identify the location of a faulty switch by the conventional methods which usually use the distortion of outputs because the distortion of the outputs is the same in some fault cases. The proposed fault detection method identifies the location of the faulty switch and the faulty clamping diode of the NPC inverter without any additional hardware or complex calculations. In the case of the clamping diode faults, the NPC inverter can transfer full rated power with sinusoidal currents by the proposed fault-tolerant control. The feasibility of the proposed fault detection and the fault-tolerant control methods for the grid-connected NPC inverter are verified by simulation and experimental results. [ABSTRACT FROM AUTHOR]

This paper presents a fault identification and tolerant method for switched reluctance motor (SRM) drives. The reliability of a power transistor in a power converter is the source of most problems in several industrial applications. It is critical to correctly diagnosis the faults occurring in a drive system to avoid harmful accidents and to ensure continuity of operation. In this paper, two types of faults, namely, short- and open-circuit faults, are analyzed on the basis of the current patterns of the power transistors of SRM drives. A fault is detected when the measured amplitude of the current differs from that of the normal-state current. A fault-tolerant scheme is applied according to the type of fault. Simulations and experiments are performed on a 1.0-kW SRM drive. The results are presented to verify the validity of the proposed method. [ABSTRACT FROM PUBLISHER]

In this paper, a novel scheme for the estimation of the equivalent series resistance (ESR) of the dc-link electrolytic capacitor in three-phase ac/dc pulsewidth-modulation converters is proposed for condition monitoring. First, a controlled ac current component is injected into the input. Then, it induces ac voltage ripples on the dc output. By manipulating these ac voltage and current components with digital filters, the value of the ESR can be calculated, where the recursive least squares algorithm is used for reliable estimation results. In addition, the value of the ESR is corrected by considering the temperature effect, for which a simple temperature-sensing circuit has been designed. The simulation and experimental results show that the estimation error of the ESR is within a reasonable range, thereby enabling the determination of the appropriate time for the replacement of the capacitor. [ABSTRACT FROM PUBLISHER]

This paper proposes a generalized scheme of new soft-switching interleaved boost converters that is suitable for high step-up and high-power applications. The proposed converter is configured with proper numbers of series and parallel connected basic cells in order to fulfill the required output voltage and power levels, respectively. This leads to flexibility in device selection resulting in high component availability and easy thermal distribution. Design examples of determining the optimum circuit configuration for given output voltage and power level are presented. Experimental results from a 1.5-kW prototype are provided to validate the proposed concept. [ABSTRACT FROM AUTHOR]