Search

Your search keyword '"Schuddinck, Pieter"' showing total 27 results

Search Constraints

Start Over You searched for: Author "Schuddinck, Pieter" Remove constraint Author: "Schuddinck, Pieter"
27 results on '"Schuddinck, Pieter"'

Search Results

2. CFET SRAM With Double-Sided Interconnect Design and DTCO Benchmark

3. Cost analysis of device options and scaling boosters below the A14 technology node

4. DTCO of sequential and monolithic CFET SRAM

5. Design-technology co-optimization overview of CFET architecture

7. Memories for NTC

10. The Complementary FET (CFET) 6T-SRAM

15. Ge Devices: A Potential Candidate for Sub-5-nm Nodes?

16. Understanding Energy Efficiency Benefits of Carbon Nanotube Field-Effect Transistors for Digital VLSI

20. Dedicated technology threshold voltage tuning for 6T SRAM beyond N7

23. Post place and route design-technology co-optimization for scaling at single-digit nodes with constant ground rules.

24. DTCO at N7 and beyond: patterning and electrical compromises and opportunities

25. Vertical GAAFETs for the Ultimate CMOS Scaling.

26. DTCO at N7 and beyond: patterning and electrical compromises and opportunities

Catalog

Books, media, physical & digital resources