Back to Search Start Over

A VPM (Virtual Pipelined Memory) architecture for a fast row-cycle DRAM.

Authors :
Chi-Weon Yoon
Yon-Kyun Im
Seon-Ho Han
Hoi-Jun Yoo
Tae-Sung Jung
Source :
AP-ASIC'99 First IEEE Asia Pacific Conference on ASICs (Cat No99EX360); 1999, p388-391, 4p
Publication Year :
1999

Details

Language :
English
ISBNs :
9780780357051
Database :
Complementary Index
Journal :
AP-ASIC'99 First IEEE Asia Pacific Conference on ASICs (Cat No99EX360)
Publication Type :
Conference
Accession number :
92156645
Full Text :
https://doi.org/10.1109/APASIC.1999.824115