Back to Search
Start Over
A 0.87 V 12.5 Gb/s Clock-Path Feedback Equalization Receiver with Unfixed Tap Weighting Property in 65 nm CMOS
- Source :
- VLSI Circuits
- Publication Year :
- 2019
- Publisher :
- IEEE, 2019.
-
Abstract
- This paper presents a clock-path feedback equalization receiver with unfixed tap weighting property. In the proposed receiver, an equalization operation is achieved through a clock path so that a feedback loop delay is improved. Moreover, a feedback weight is changeable depending on the amount of inter-symbol interference (ISI) resulting in that a single tap compensates a high channel loss. Fabricated in a 65 nm CMOS, the receiver achieves a power efficiency of 0.376 mW/Gbps at a data rate of 12.5 Gb/s in 0.87 V supply. A BER
Details
- Database :
- OpenAIRE
- Journal :
- 2019 Symposium on VLSI Circuits
- Accession number :
- edsair.doi...........0f672b4fb2618006c668cea30759aea1