Back to Search Start Over

Some practical concerns on isothermal electromigration tests

Authors :
Huang, Jun-Cheng Andy
Chien, Wei-Ting Kary
Huang, Charles Hung-Jia
Source :
IEEE Transactions on Semiconductor Manufacturing. Nov, 2001, Vol. 14 Issue 4, p387, 11 p.
Publication Year :
2001

Abstract

The isothermal electromigration (EM) test at wafer level can greatly reduce the test time from months to minutes. This plausible feature makes inline reliability monitor a promising approach to enhance product reliability. Although most wafer-level reliability (WLR) tests are applied for process monitors and comparisons, their applicability for qualification will be justified. The correlation between package-level reliability (PLR) and the isothermal EM is necessary and is discussed in this paper. Besides failure analysis, the 95% confidence interval of activation energy is constructed. Since the sizes of voids formed at isothermal EM are much smaller than those at PLR EM tests, the failure criterion should be changed (i.e., using a smaller [DELTA] R). Issues for better test structure designs are described and verified. Generally, the straight-line test structure with four pads is recommended for the isothermal EM tests because of the uniform temperature profile. An extensive example is provided to illustrate the procedures on isothermal EM tests for WLR control. In the example, we propose using [t.sub.50] for routine Cpk review and the slope of the fitting line to monitor the degradation. The spec limits can be obtained based on customers' or internal reliability goals. Index Terms--Black model, confidence interval, control limit, Cpk, Ea, EM, FA, isothermal, PLR, WLR, WLRC.

Details

ISSN :
08946507
Volume :
14
Issue :
4
Database :
Gale General OneFile
Journal :
IEEE Transactions on Semiconductor Manufacturing
Publication Type :
Academic Journal
Accession number :
edsgcl.80554462